Nihar R. Mahapatra
Affiliations:- Michigan State University, East Lansing, MI, USA
According to our database1,
Nihar R. Mahapatra
authored at least 75 papers
between 1993 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Inclusive ASR for Disfluent Speech: Cascaded Large-Scale Self-Supervised Learning with Targeted Fine-Tuning and Data Augmentation.
CoRR, 2024
Fairness in AI-Driven Recruitment: Challenges, Metrics, Methods, and Future Directions.
CoRR, 2024
Lost in Transcription: Identifying and Quantifying the Accuracy Biases of Automatic Speech Recognition Systems Against Disfluent Speech.
Proceedings of the 2024 Conference of the North American Chapter of the Association for Computational Linguistics: Human Language Technologies (Volume 1: Long Papers), 2024
2022
Proceedings of the International Conference on Computational Science and Computational Intelligence, 2022
Proceedings of the International Conference on Computational Science and Computational Intelligence, 2022
Deep Learning for Spatiotemporal Modeling of Illegal, Unreported, and Unregulated Fishing Events.
Proceedings of the International Conference on Computational Science and Computational Intelligence, 2022
2021
Proceedings of the GECCO '21: Genetic and Evolutionary Computation Conference, 2021
Proceedings of the International Conference on Computational Science and Computational Intelligence, 2021
Convolutional Neural Networks for Morphologically Similar Fish Species Identification.
Proceedings of the International Conference on Computational Science and Computational Intelligence, 2021
Proceedings of the International Conference on Computational Science and Computational Intelligence, 2021
Proceedings of the International Conference on Computational Science and Computational Intelligence, 2021
2019
Proceedings of the 2019 IEEE International Symposium on Technology and Society, 2019
Proceedings of the 9th International Symposium on Embedded Computing and System Design, 2019
Modeling the Automation Level of Cyber-Physical Systems Designed for Food Preparation.
Proceedings of the 9th International Symposium on Embedded Computing and System Design, 2019
2018
Descriptor Data Bank (DDB): A Cloud Platform for Multiperspective Modeling of Protein-Ligand Interactions.
J. Chem. Inf. Model., 2018
Task-Specific Scoring Functions for Predicting Ligand Binding Poses and Affinity and for Screening Enrichment.
J. Chem. Inf. Model., 2018
J. Bioinform. Comput. Biol., 2018
2015
A Comparative Assessment of Predictive Accuracies of Conventional and Machine Learning Scoring Functions for Protein-Ligand Binding Affinity Prediction.
IEEE ACM Trans. Comput. Biol. Bioinform., 2015
Machine-learning scoring functions for identifying native poses of ligands docked to known and novel proteins.
BMC Bioinform., 2015
BgN-Score and BsN-Score: Bagging and boosting based ensemble neural networks scoring functions for accurate binding affinity prediction of protein-ligand complexes.
BMC Bioinform., 2015
2013
Proceedings of the Bioinformatics Research and Applications, 9th International Symposium, 2013
Molecular Docking for Drug Discovery: Machine-Learning Approaches for Native Pose Prediction of Protein-Ligand Complexes.
Proceedings of the Computational Intelligence Methods for Bioinformatics and Biostatistics, 2013
2012
A Comparative Assessment of Ranking Accuracies of Conventional and Machine-Learning-Based Scoring Functions for Protein-Ligand Binding Affinity Prediction.
IEEE ACM Trans. Comput. Biol. Bioinform., 2012
2011
A Comparative Assessment of Conventional and Machine-Learning-Based Scoring Functions in Predicting Binding Affinities of Protein-Ligand Complexes.
Proceedings of the IEEE International Conference on Bioinformatics and Biomedicine, 2011
2010
Proceedings of the Annual IEEE International SoC Conference, SoCC 2010, 2010
2009
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2009
Dynamic User-Driven Available-Memory Non-Minimal Cost-Bounded Search.
Proceedings of the 4th Indian International Conference on Artificial Intelligence, 2009
An Instance-Based Learning Approach for Available-Memory Non-minimal Cost-Bounded Search.
Proceedings of the International Conference on Machine Learning and Applications, 2009
2008
Proceedings of the 21st International Conference on VLSI Design (VLSI Design 2008), 2008
Proceedings of the 21st Annual IEEE International SoC Conference, SoCC 2008, 2008
Proceedings of the 21st Annual IEEE International SoC Conference, SoCC 2008, 2008
Proceedings of the 21st Annual IEEE International SoC Conference, SoCC 2008, 2008
Partitioned reuse cache for energy-efficient soft-error protection of functional units.
Proceedings of the 21st Annual IEEE International SoC Conference, SoCC 2008, 2008
Interconnect Signaling and Layout Optimization to Manage Thermal Effects Due to Self Heating in On-Chip Signal Buses.
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008
Enhancing Available-Memory Cost-Bounded Iterative-Deepening Search.
Proceedings of the 2008 International Conference on Artificial Intelligence, 2008
2007
J. Parallel Distributed Comput., 2007
Partitioned Hybrid Encoding to Minimize On-Chip Energy Dissipation ofWide Microprocessor Buses.
Proceedings of the 20th International Conference on VLSI Design (VLSI Design 2007), 2007
An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires.
Proceedings of the 44th Design Automation Conference, 2007
2006
Fast, Performance-Optimized Partial Match Address Compression for Low-Latency On-Chip Address Buses.
Proceedings of the 24th International Conference on Computer Design (ICCD 2006), 2006
Efficient encoding for address buses with temporal redundancy for simultaneous area and energy reduction.
Proceedings of the 16th ACM Great Lakes Symposium on VLSI 2006, Philadelphia, PA, USA, April 30, 2006
Proceedings of the Conference on Design, Automation and Test in Europe, 2006
Exploiting data-dependent slack using dynamic multi-VDD to minimize energy consumption in datapath circuits.
Proceedings of the Conference on Design, Automation and Test in Europe, 2006
2005
A Limit Study on the Potential of Compression for Improving Memory System Performance, Power Consumption, and Cost.
J. Instr. Level Parallelism, 2005
Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005
Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005
Dynamically Exploiting Frequent Operand Values for Energy Efficiency in Integer Functional Units.
Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005
Proceedings of the 11th International Conference on High-Performance Computer Architecture (HPCA-11 2005), 2005
Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, 2005
Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, 2005
Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, 2005
Combining Error Masking and Error Detection Plus Recovery to Combat Soft Errors in Static CMOS Circuits.
Proceedings of the 2005 International Conference on Dependable Systems and Networks (DSN 2005), 28 June, 2005
2004
Adaptive Quality Equalizing: High-performance load balancing for parallel branch-and-bound across applications and computing systems.
Parallel Comput., 2004
An efficient error-masking technique for improving the soft-error robustness of static CMOS circuits.
Proceedings of the Proceedings 2004 IEEE International SOC Conference, 2004
Proceedings of the 22nd IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD 2004), 2004
Proceedings of the 22nd IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD 2004), 2004
2003
Proceedings of the 2003 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2003), 2003
Proceedings of the 2003 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2003), 2003
The potential of compression to improve memory system performance, power consumption, and cost.
Proceedings of the 22nd IEEE International Performance Computing and Communications Conference, 2003
Hardware-Only Compression of Underutilized Address Buses: Design and Performance, Power, and Cost Analysis.
Proceedings of the 21st International Conference on Computer Design (ICCD 2003), 2003
A Study of Hardware Techniques That Dynamically Exploit Frequent Operands to Reduce Power Consumption in Integer Function Units.
Proceedings of the 21st International Conference on Computer Design (ICCD 2003), 2003
2002
Proceedings of The Workshop on Memory Systems Performance (MSP 2002), 2002
2001
Hardware-Efficient and Highly Reconfigurable 4- and 2-Track Fault-Tolerant Designs for Mesh-Connected Arrays.
J. Parallel Distributed Comput., 2001
2000
Random Seeking: A General, Efficient, and Informed Randomized Scheme for Dynamic Load Balancing.
Int. J. Found. Comput. Sci., 2000
Efficient techniques based on gate triggering for designing static CMOS ICs with very low glitch power dissipation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1999
Proceedings of the 1999 workshop on Computer architecture education, 1999
A Quantitative Evaluation of Limited-Memory Branch-and-Bound Algorithms.
Proceedings of the International Conference on Artificial Intelligence, 1999
Proceedings of the Digest of Papers: FTCS-29, 1999
1997
Scalable Global and Local Hashing Strategies for Duplicate Pruning in Parallel A* Graph Search.
IEEE Trans. Parallel Distributed Syst., 1997
Node-Covering, Error-Correcting Codes and Multiprocessors with Very High Average Fault Tolerance.
IEEE Trans. Computers, 1997
1996
Hardware-Efficient and Highly-Reconfigurable 4- and 2-Track: Fault-Tolerant Designs for Mesh-Connected Multicomputers.
Proceedings of the Digest of Papers: FTCS-26, 1996
1994
J. Parallel Distributed Comput., 1994
Proceedings of the Workshop on Parallel Processing of Discrete Optimization Problems, 1994
1993
Proceedings of the Fifth IEEE Symposium on Parallel and Distributed Processing, 1993
Parallel A<sup>*</sup> Algorithms and Their Performance on Hypercube Multiprocessors.
Proceedings of the Seventh International Parallel Processing Symposium, 1993