Naveen Suda
According to our database1,
Naveen Suda
authored at least 25 papers
between 2013 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2014
2016
2018
2020
2022
2024
0
1
2
3
4
5
6
7
8
1
1
2
5
4
1
1
1
1
1
2
1
3
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
CoRR, 2024
Proceedings of the IEEE International Symposium on Mixed and Augmented Reality, 2024
2022
Proceedings of the Fifth Conference on Machine Learning and Systems, 2022
2021
2019
Proceedings of the 17th Conference on Embedded Networked Sensor Systems, 2019
2018
ALAMO: FPGA acceleration of deep learning algorithms with a modularized RTL compiler.
Integr., 2018
Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network.
Proceedings of the 45th ACM/IEEE Annual International Symposium on Computer Architecture, 2018
Proceedings of the International Conference on Computer-Aided Design, 2018
2017
Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Networks.
CoRR, 2017
PrivyNet: A Flexible Framework for Privacy-Preserving Deep Neural Network Training with A Fine-Grained Privacy Control.
CoRR, 2017
Deep Convolutional Neural Network Inference with Floating-point Weights and Fixed-point Activations.
CoRR, 2017
A real-time 17-scale object detection accelerator with adaptive 2000-stage classification in 65nm CMOS.
Proceedings of the 22nd Asia and South Pacific Design Automation Conference, 2017
2016
IEEE Trans. Circuits Syst. I Regul. Pap., 2016
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
Proceedings of the 26th International Conference on Field Programmable Logic and Applications, 2016
Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks.
Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2016
2015
A 14.8μVRMS integrated noise output capacitor-less low dropout regulator with a switched-RC bandgap reference.
Proceedings of the 2015 IEEE Custom Integrated Circuits Conference, 2015
2013
Programmable ANalog Device Array (PANDA): A Methodology for Transistor-Level Analog Emulation.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013