Nasir Abdul Quadir

Orcid: 0000-0002-2501-2505

According to our database1, Nasir Abdul Quadir authored at least 12 papers between 2013 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Advancements in Neural Recording Circuits: Review of Nerve Biopotentials, and Neural Recording Circuit Architectures.
IEEE Access, 2024

2023
The Design and Process Reliability Analysis of Millimeter Wave CMOS Power Amplifier with a Cold Mode MOSFET Linearization.
IET Circuits Devices Syst., 2023

2022
Design and Analysis of A Dual-Band Bistatic Backscatter Circuit for Passive RFID Tags.
Proceedings of the 15th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2022

2021
An Active Inductor Based TIA with Ambient Light Rejection for VLC Applications.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021

Review and Analysis of CMOS Current Readout Circuits for Biosensing Applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

2019
Millimeter-Wave Analog Pre-distorted Power Amplifier at 65nm Node.
Proceedings of the International Conference on Communications, 2019

2018
High Efficiency Energy Harvesters in 65nm CMOS Process for Autonomous IoT Sensor Applications.
IEEE Access, 2018

2016
Design of self powered chip integrated humidity sensor.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016

2014
Burst-mode electronic dispersion compensation.
Proceedings of the Optical Fiber Communications Conference and Exhibition, 2014

An inductorless linear optical receiver for 20Gbaud/s (40Gb/s) PAM-4 modulation using 28nm CMOS.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

A 1V 2mW 17GHz multi-modulus frequency divider based on TSPC logic using 65nm CMOS.
Proceedings of the ESSCIRC 2014, 2014

2013
A 10 Gb/s Linear Burst-Mode Receiver in 0.25 µm SiGe: C BiCMOS.
IEEE J. Solid State Circuits, 2013


  Loading...