Naoto Nakamura
According to our database1,
Naoto Nakamura
authored at least 15 papers
between 2000 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
Optimum Design of Overflow System to Prevent Gas Defects Considering the Direction of Molten Metal Flow.
Proceedings of the IEEE Conference on Control Technology and Applications, 2022
2016
New sensorless vector control of PMSM by discrete-time voltage injection of PWM carrier frequency - Sine- and cosine-form amplitudes extraction method.
Proceedings of the IECON 2016, 2016
2011
Proceedings of the Advances in Multimedia Modeling, 2011
2009
Proceedings of the Advances in Multimedia Modeling, 2009
<i>RoCoS</i>: room-based communication system and its aspect as development tool for 3D entertainment applications.
Proceedings of the International Conference on Advances in Computer Entertainment Technology, 2009
2008
A Stochastic ARG Matching Based Video Scene Search System with a Sketch Query Interface.
Proceedings of the Fifth International Conference on Computer Graphics, 2008
2007
BMC Bioinform., 2007
Virtual Space Construction Based on Contact Constraints Using Robot Vision Technology for 3D Graphics Applications.
Proceedings of the IEEE RO-MAN 2007, 2007
"Silhouette-Box": An Interactive Interface for Modeling and Direct Manipulation in Mixed Reality.
Proceedings of the DIGITEL 2007, 2007
2006
Proceedings of the IEEE International Conference on Robotics and Biomimetics, 2006
Proceedings of the 2006 IEEE International Conference on Multimedia and Expo, 2006
Reconstruction of hidden images using wavelet transform and an entropy-maximization algorithm.
Proceedings of the 14th European Signal Processing Conference, 2006
2002
Proceedings of the International Conference on Computers in Education, 2002
Proceedings of the International Conference on Computers in Education, 2002
2000
An ultra-high-density high-speed loadless four-transistor SRAM macro with a dual-layered twisted bit-line and a triple-well shield.
Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, 2000