Munehiro Tada
Orcid: 0000-0002-1015-2222
According to our database1,
Munehiro Tada
authored at least 23 papers
between 2011 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2012
2014
2016
2018
2020
2022
2024
0
1
2
3
4
5
6
7
2
2
2
1
1
3
3
2
5
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Design and analysis of a high-speed low-power comparator with regeneration enhancement and through current suppression techniques from 4 K to 300 K in 65-nm Cryo-CMOS.
Microelectron. J., February, 2024
A Cryo-CMOS 10-bit 60-MS/s SAR ADC with common-mode variation suppression switching scheme and gain boosting dynamic comparator.
Microelectron. J., 2024
2022
IEICE Trans. Electron., October, 2022
IEEE J. Solid State Circuits, 2022
Proceedings of the IEEE International Reliability Physics Symposium, 2022
Proceedings of the IEEE International Memory Workshop, 2022
Enhanced Drain Current in Transient Mode due to Long Ionization Time of Shallow Impurities at 4 K in 65-nm bulk Cryo CMOS Transistors.
Proceedings of the Device Research Conference, 2022
2020
33.3 Via-Switch FPGA: 65nm CMOS Implementation and Architecture Extension for Al Applications.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020
Proceedings of the 2020 IEEE International Reliability Physics Symposium, 2020
Proceedings of the 30th International Conference on Field-Programmable Logic and Applications, 2020
2018
Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars.
IEEE Trans. Very Large Scale Integr. Syst., 2018
IEEE Embed. Syst. Lett., 2018
2017
2016
A 2× logic density Programmable Logic array using atom switch fully implemented with logic transistors at 40nm-node and beyond.
Proceedings of the 2016 IEEE Symposium on VLSI Circuits, 2016
A highly-dense mixed grained reconfigurable architecture with overlay crossbar interconnect using via-switch.
Proceedings of the 26th International Conference on Field Programmable Logic and Applications, 2016
2015
IEEE Micro, 2015
Sub-μW standby power, <18 μW/DMIPS@25MHz MCU with embedded atom-switch programmable logic and ROM.
Proceedings of the Symposium on VLSI Circuits, 2015
0.5-V Highly Power-Efficient Programmable Logic using Nonvolatile Configuration Switch in BEOL.
Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2015
Architecture of Reconfigurable-Logic Cell Array with Atom Switch: Cluster Size & Routing Fabrics (Abstract Only).
Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2015
Proceedings of the 36th Annual Conference of the European Association for Computer Graphics, 2015
Proceedings of the 2015 IEEE Symposium in Low-Power and High-Speed Chips, 2015
2014
Low-power programmable-logic cell arrays using nonvolatile complementary atom switch.
Proceedings of the Fifteenth International Symposium on Quality Electronic Design, 2014
2011
Programmable cell array using rewritable solid-electrolyte switch integrated in 90nm CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2011