Motoi Inaba
According to our database1,
Motoi Inaba
authored at least 8 papers
between 2000 and 2010.
Collaborative distances:
Collaborative distances:
Timeline
2000
2002
2004
2006
2008
2010
0
1
2
3
1
1
1
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2010
Optimization and Verification of Current-Mode Multiple-Valued Digit ORNS Arithmetic Circuits.
IEICE Trans. Inf. Syst., 2010
2009
Proceedings of the ISMVL 2009, 2009
2007
Experiment Result of Down Literal Circuit and Analog Inverter on CMOS Double-Polysilicon Process.
Proceedings of the 37th International Symposium on Multiple-Valued Logic, 2007
2006
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2006
2002
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002
Proceedings of the 32nd IEEE International Symposium on Multiple-Valued Logic (ISMVL 2002), 2002
2001
Proceedings of the 31st IEEE International Symposium on Multiple-Valued Logic, 2001
2000
Proceedings of the 30th IEEE International Symposium on Multiple-Valued Logic, 2000