Morteza S. Alavi
Orcid: 0000-0001-9663-5630Affiliations:
- Delft University of Technology, Netherlands
According to our database1,
Morteza S. Alavi
authored at least 26 papers
between 2011 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
IEEE J. Solid State Circuits, December, 2024
MP-DPD: Low-Complexity Mixed-Precision Neural Networks for Energy-Efficient Digital Predistortion of Wideband Power Amplifiers.
CoRR, 2024
32.7 A 25.2dBm PSAT, 35-to-43GHz VSWR-Resilient Chain-Weaver Eight-Way Balanced PA with an Embedded Impedance/Power Sensor.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024
OpenDPD: An Open-Source End-to-End Learning & Benchmarking Framework for Wideband Power Amplifier Modeling and Digital Pre-Distortion.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
2023
IEEE J. Solid State Circuits, September, 2023
IEEE J. Solid State Circuits, March, 2023
IEEE J. Solid State Circuits, 2023
2022
IEEE J. Solid State Circuits, 2022
A Millimeter-Wave CMOS Series-Doherty Power Amplifier With Post-Silicon Inter-Stage Passive Validation.
IEEE J. Solid State Circuits, 2022
A DPLL-Based Phase Modulator Achieving -46dB EVM with A Fast Two-Step DCO Nonlinearity Calibration and Non-Uniform Clock Compensation.
Proceedings of the IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits 2022), 2022
A 1.66Gb/s and 5.8pJ/b Transcutaneous IR-UWB Telemetry System with Hybrid Impulse Modulation for Intracortical Brain-Computer Interfaces.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022
A 2.6-to-4.1GHz Fractional-N Digital PLL Based on a Time-Mode Arithmetic Unit Achieving -249.4dB FoM and -59dBc Fractional Spurs.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
A 1-to-4GHz Multi-Mode Digital Transmitter in 40nm CMOS Supporting 200MHz 1024-QAM OFDM signals with more than 23dBm/66% Peak Power/Drain Efficiency.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2022
2021
A Millimeter-Wave Mutual-Coupling-Resilient Double-Quadrature Transmitter for 5G Applications.
IEEE J. Solid State Circuits, 2021
IEEE J. Solid State Circuits, 2021
A 24-to-30GHz Double-Quadrature Direct-Upconversion Transmitter with Mutual-Coupling-Resilient Series-Doherty Balanced PA for 5G MIMO Arrays.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021
6.2 A 4-Way Doherty Digital Transmitter Featuring 50%-LO Signed IQ Interleave Upconversion with more than 27dBm Peak Power and 40% Drain Efficiency at 10dB Power Back-Off Operating in the 5GHz Band.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021
Proceedings of the 18th International SoC Design Conference, 2021
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
A 24-to-32GHz series-Doherty PA with two-step impedance inverting power combiner achieving 20.4dBm Psat and 38%/34% PAE at Psat/6dB PBO for 5G applications.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2021
2020
A 0.5-3 GHz I/Q Interleaved Direct-Digital RF Modulator with up to 320 MHz Modulation Bandwidth in 40 nm CMOS.
Proceedings of the 2020 IEEE Custom Integrated Circuits Conference, 2020
2018
2017
IEEE J. Solid State Circuits, 2017
17.5 An intrinsically linear wideband digital polar PA featuring AM-AM and AM-PM corrections through nonlinear sizing, overdrive-voltage control, and multiphase RF clocking.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017
2011
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2011