Monica Magalhães Pereira
Orcid: 0000-0002-6580-1250
According to our database1,
Monica Magalhães Pereira
authored at least 28 papers
between 2006 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
2006
2008
2010
2012
2014
2016
2018
2020
2022
0
1
2
3
4
5
6
7
1
2
1
1
1
5
4
1
2
1
1
1
2
2
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Using evolutionary metaheuristics to solve the mapping and routing problem in networks on chip.
Des. Autom. Embed. Syst., June, 2023
2021
Proceedings of the XI Brazilian Symposium on Computing Systems Engineering, 2021
2020
Proceedings of the X Brazilian Symposium on Computing Systems Engineering, 2020
Proceedings of the X Brazilian Symposium on Computing Systems Engineering, 2020
Proceedings of the 33rd Symposium on Integrated Circuits and Systems Design, 2020
A Machine Learning Approach to Accelerating DSE of Reconfigurable Accelerator Systems.
Proceedings of the 33rd Symposium on Integrated Circuits and Systems Design, 2020
Regression Ensembles for Fast Design Space Exploration of Heterogeneous Hardware Designs.
Proceedings of the 19th IEEE International Conference on Machine Learning and Applications, 2020
2019
An investigation of latency prediction for NoC-based communication architectures using machine learning techniques.
J. Supercomput., 2019
A Dynamic Reconfigurable Super-VLIW Architecture for a Fault Tolerant Nanoscale Design.
Trans. High Perform. Embed. Archit. Compil., 2019
Proceedings of the IX Brazilian Symposium on Computing Systems Engineering, 2019
Proceedings of the IX Brazilian Symposium on Computing Systems Engineering, 2019
Generation of Application Specific Fault Tolerant Irregular NoC Topologies Using Tabu Search.
Proceedings of the IX Brazilian Symposium on Computing Systems Engineering, 2019
Proceedings of the 2019 International Conference on ReConFigurable Computing and FPGAs, 2019
2018
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2018
2016
A Dynamic Modulo Scheduling with Binary Translation: Loop optimization with software compatibility.
J. Signal Process. Syst., 2016
Proceedings of the VI Brazilian Symposium on Computing Systems Engineering, 2016
Proceedings of the VI Brazilian Symposium on Computing Systems Engineering, 2016
2015
Proceedings of the 2015 Brazilian Symposium on Computing Systems Engineering, 2015
2014
Proceedings of the XIVth International Conference on Embedded Computer Systems: Architectures, 2014
2013
A just-in-time modulo scheduling for virtual coarse-grained reconfigurable architectures.
Proceedings of the 2013 International Conference on Embedded Computer Systems: Architectures, 2013
2011
Dynamic Reconfigurable Computing: The Alternative to Homogeneous Multicores under Massive Defect Rates.
Int. J. Reconfigurable Comput., 2011
Proceedings of the 14th International Conference on Compilers, 2011
Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, 2011
2009
Adaptive Processing Architectures for the Ultimate Scaling of the CMOS World.
Proceedings of the 2009 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2009
Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems, 2009
2008
Using traditional loop unrolling to fit application on a new hybrid reconfigurable architecture.
Proceedings of the 2008 ACM Symposium on Applied Computing (SAC), 2008
2007
Proceedings of the 20th Annual Symposium on Integrated Circuits and Systems Design, 2007
2006
Implementation of a HDTV transport stream multiplexer based on ITU-T H.222.0 recommendation.
Proceedings of the 11th Brazilian Symposium on Multimedia and the Web, 2006