Mohammed M. Farag

Orcid: 0000-0002-0739-3631

According to our database1, Mohammed M. Farag authored at least 21 papers between 2011 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
A Tiny Matched Filter-Based CNN for Inter-Patient ECG Classification and Arrhythmia Detection at the Edge.
Sensors, February, 2023

Design and Analysis of Convolutional Neural Layers: A Signal Processing Perspective.
IEEE Access, 2023

2022
Matched Filter Interpretation of CNN Classifiers with Application to HAR.
Sensors, 2022

Aggregated CDMA Crossbar With Hybrid ARQ for NoCs.
IEEE Access, 2022

A Self-Contained STFT CNN for ECG Classification and Arrhythmia Detection at the Edge.
IEEE Access, 2022

2017
Overloaded CDMA Crossbar for Network-On-Chip.
IEEE Trans. Very Large Scale Integr. Syst., 2017

2016
Overloaded CDMA interconnect for Network-on-Chip (OCNoC).
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2016

Lane departure warning tracking system based on score mechanism.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016

Hardware implementation of an LQR controller of a drum-type boiler turbine on FPGA.
Proceedings of the 28th International Conference on Microelectronics, 2016

Hardware implementation of a SHA-3 application-specific instruction set processor.
Proceedings of the 28th International Conference on Microelectronics, 2016

Aggregated CDMA crossbar for Network-on-Chip.
Proceedings of the 28th International Conference on Microelectronics, 2016

SHA-3 Instruction Set Extension for A 32-bit RISC processor architecture.
Proceedings of the 27th IEEE International Conference on Application-specific Systems, 2016

2015
Parallel overloaded CDMA interconnect (OCI) bus architecture for on-chip communications.
Proceedings of the 2015 IEEE International Conference on Electronics, 2015

Hardware/software co-design of a dynamically configurable SHA-3 System-on-Chip (SoC).
Proceedings of the 2015 IEEE International Conference on Electronics, 2015

Enhanced Overloaded CDMA Interconnect (OCI) Bus Architecture for On-Chip Communication.
Proceedings of the 23rd IEEE Annual Symposium on High-Performance Interconnects, 2015

2014
Smart employment of circuit redundancy to effectively counter trojans (SECRET) in third-party IP cores.
Proceedings of the 2014 International Conference on ReConFigurable Computing and FPGAs, 2014

Overloaded CDMA bus topology for MPSoC interconnect.
Proceedings of the 2014 International Conference on ReConFigurable Computing and FPGAs, 2014

CyNetPhy: Towards Pervasive Defense-in-Depth for Smart Grid Security.
Proceedings of the Critical Information Infrastructures Security, 2014

2012
Run-time prediction and preemption of configuration attacks on embedded process controllers.
Proceedings of the First International Conference on Security of Internet of Things, 2012

Interacting with Hardware Trojans over a network.
Proceedings of the 2012 IEEE International Symposium on Hardware-Oriented Security and Trust, 2012

2011
Thwarting Software Attacks on Data-Intensive Platforms with Configurable Hardware-Assisted Application Rule Enforcement.
Proceedings of the International Conference on Field Programmable Logic and Applications, 2011


  Loading...