Mohammad Maymandi-Nejad
Orcid: 0000-0002-8592-7416
According to our database1,
Mohammad Maymandi-Nejad
authored at least 35 papers
between 2003 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
A Variable-Capacitance Energy Harvester With Miniaturized Inductor Targeting Implantable Devices.
IEEE Trans. Ind. Electron., 2022
2020
IEEE Trans. Circuits Syst., 2020
Microelectron. J., 2020
2019
IET Circuits Devices Syst., 2019
IET Circuits Devices Syst., 2019
A Performance Comparison Between Synchronous and Asynchronous Electrostatic Harvesters.
Proceedings of the IEEE International Conference on Industrial Technology, 2019
2018
Analysis of the impact of interferers on VCO-based continuous time delta-sigma modulators.
Integr., 2018
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018
2017
Co-AGSA: An efficient self-adaptive approach for constrained optimization of analog IC based on the shrinking circles technique.
Integr., 2017
A new hybrid algorithm for analog ICs optimization based on the shrinking circles technique.
Integr., 2017
Int. J. Circuit Theory Appl., 2017
An enhanced optimization kernel for analog IC design automation using the shrinking circles technique.
Eng. Appl. Artif. Intell., 2017
2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
Nonautoregressive Nonlinear Identification of IPMC in Large Deformation Situations Using Generalized Volterra-Based Approach.
IEEE Trans. Instrum. Meas., 2016
A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates.
Integr., 2016
2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
Proceedings of the 2015 IEEE Computer Society Annual Symposium on VLSI, 2015
2014
IET Circuits Devices Syst., 2014
2011
Ultra-low power self-calibrating process-insensitive BPSK demodulator for bio-implantable chips.
IEICE Electron. Express, 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
2010
A Novel Overlap-Based Logic Cell: An Efficient Implementation of Flip-Flops With Embedded Logic.
IEEE Trans. Very Large Scale Integr. Syst., 2010
IEICE Electron. Express, 2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
2009
IET Circuits Devices Syst., 2009
An ultra low-power low-voltage switched-comparator successive approximation analog to digital converter.
IEICE Electron. Express, 2009
An Ultra-low-power 10-Bit 100-kS/s Successive-approximation Analog-to-digital Converter.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
2008
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
A 0.8-V 420nW CMOS switched-opamp switched-capacitor pacemaker front-end with a new continuous-time CMFB.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008
2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
2006
IEEE Trans. Very Large Scale Integr. Syst., 2006
2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
2004
IEEE Trans. Very Large Scale Integr. Syst., 2004
2003
IEEE Trans. Very Large Scale Integr. Syst., 2003