Miroslav Knezevic
Orcid: 0000-0002-8542-4966
According to our database1,
Miroslav Knezevic
authored at least 30 papers
between 2008 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
Optimized threshold implementations: securing cryptographic accelerators for low-energy and low-latency applications.
J. Cryptogr. Eng., 2022
2020
2019
Optimized Threshold Implementations: Minimizing the Latency of Secure Cryptographic Accelerators.
Proceedings of the Smart Card Research and Advanced Applications, 2019
2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
2015
FIDES: Lightweight Authenticated Cipher with Side-Channel Resistance for Constrained Hardware.
IACR Cryptol. ePrint Arch., 2015
Proceedings of the Smart Card Research and Advanced Applications, 2015
2014
IACR Cryptol. ePrint Arch., 2014
2013
Proceedings of the Handbook of Signal Processing Systems, 2013
IEEE Trans. Computers, 2013
2012
IEEE Trans. Very Large Scale Integr. Syst., 2012
PRINCE - A Low-latency Block Cipher for Pervasive Computing Applications (Full version).
IACR Cryptol. ePrint Arch., 2012
Proceedings of the Cryptographic Hardware and Embedded Systems - CHES 2012, 2012
PRINCE - A Low-Latency Block Cipher for Pervasive Computing Applications - Extended Abstract.
Proceedings of the Advances in Cryptology - ASIACRYPT 2012, 2012
2011
Efficient Hardware Implementations of Cryptographic Primitives (Efficiënte hardware implementaties van cryptografische primitieven).
PhD thesis, 2011
Proceedings of the Cryptographic Hardware and Embedded Systems - CHES 2011 - 13th International Workshop, Nara, Japan, September 28, 2011
2010
Faster Interleaved Modular Multiplication Based on Barrett and Montgomery Reduction Methods.
IEEE Trans. Computers, 2010
Proceedings of the Arithmetic of Finite Fields, Third International Workshop, 2010
Proceedings of the HOST 2010, 2010
Proceedings of the 2010 Workshop on Fault Diagnosis and Tolerance in Cryptography, 2010
Proceedings of the Secure Integrated Circuits and Systems, 2010
Proceedings of the Handbook of Signal Processing Systems, 2010
2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
FPGA-based testing strategy for cryptographic chips: A case study on Elliptic Curve Processor for RFID tags.
Proceedings of the 15th IEEE International On-Line Testing Symposium (IOLTS 2009), 2009
Proceedings of the Cryptographic Hardware and Embedded Systems, 2009
Proceedings of the 4th Workshop on Embedded Systems Security, 2009
2008
Proceedings of the 9th IEEE International Symposium on a World of Wireless, 2008
On the Practical Performance of Rateless Codes.
Proceedings of the WINSYS 2008, 2008
Proceedings of the Arithmetic of Finite Fields, 2nd International Workshop, 2008
Proceedings of the 19th IEEE International Conference on Application-Specific Systems, 2008