Miroslav Drozd
Orcid: 0000-0003-0770-6295
According to our database1,
Miroslav Drozd
authored at least 17 papers
between 2011 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
2012
2014
2016
2018
2020
2022
0
1
2
3
4
5
1
1
1
2
3
3
1
2
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
Augmented Checkability of LUT-oriented Circuits in FPGA-based Components of Safety-Related Systems.
Proceedings of the 3rd International Workshop on Intelligent Information Technologies & Systems of Information Security, 2022
2021
Sensors, 2021
Proceedings of the 2021 11th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS), 2021
Proceedings of the 2021 11th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS), 2021
2020
Proceedings of the IEEE East-West Design & Test Symposium, 2020
Proceedings of the 11th IEEE International Conference on Dependable Systems, 2020
A method of hidden faults opposition for FPGA-based components of safety-related systems.
Proceedings of The Third International Workshop on Computer Modeling and Intelligent Systems (CMIS-2020), 2020
2019
Power-Consumption-Oriented Checkability for FPGA-based Components of Safety-Related Systems.
Int. J. Comput., 2019
Sharing of Functional and Special Means in Pipeline Floating-Point Systems with Strongly Connected Versions.
Proceedings of the 10th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, 2019
Power-Oriented Checkability of Matrix and Pipeline Circuits in FPGA-Based Digital Components of Safety-Related Systems.
Proceedings of the 15th International Conference on ICT in Education, 2019
A Method of Common Signal Monitoring in FPGA-Based Components of Safety-Related Systems.
Proceedings of the Second International Workshop on Computer Modeling and Intelligent Systems (CMIS-2019), 2019
2018
Evolution of a Problem of the Hidden Faults in the Digital Components of Safety-Related Systens.
Proceedings of the 2018 IEEE East-West Design & Test Symposium, 2018
2017
Improving of a Circuit Checkability and Trustworthiness of Data Processing Results in LUT-based FPGA Components of Safety-Related Systems.
Proceedings of the 13th International Conference on ICT in Education, 2017
Models and methods checking mantissas by inequalities for on-line testing of digital circuits in critical applications.
Proceedings of the 2017 IEEE East-West Design & Test Symposium, 2017
2016
Proceedings of the 12th International Conference on ICT in Education, 2016
2015
Features of Hidden Fault Detection in Pipeline Digital Components of Safety-Related Systems.
Proceedings of the 11th International Conference on ICT in Education, 2015
2011
Checkability of the digital components in safety-critical systems: Problems and solutions.
Proceedings of the 9th East-West Design & Test Symposium, 2011