Mirjana Stojilovic
Orcid: 0000-0001-5649-5020
According to our database1,
Mirjana Stojilovic
authored at least 35 papers
between 2012 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
X-Attack 2.0: The Risk of Power Wasters and Satisfiability Don't-Care Hardware Trojans to Shared Cloud FPGAs.
IEEE Access, 2024
2023
Proc. IEEE, December, 2023
Instruction-Level Power Side-Channel Leakage Evaluation of Soft-Core CPUs on Shared FPGAs.
J. Hardw. Syst. Secur., September, 2023
IACR Trans. Cryptogr. Hardw. Embed. Syst., 2023
Electrical-Level Attacks on CPUs, FPGAs, and GPUs: Survey and Implications in the Heterogeneous Era.
ACM Comput. Surv., 2023
IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling and Mitigating the Intra-CLB Bottleneck.
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023
Proceedings of the 33rd International Conference on Field-Programmable Logic and Applications, 2023
Mitigating the Last-Mile Bottleneck: A Two-Step Approach For Faster Commercial FPGA Routing.
Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2023
Proceedings of the 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
2022
DFAulted: Analyzing and Exploiting CPU Software Faults Caused by FPGA-Driven Undervolting Attacks.
IEEE Access, 2022
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
2021
Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing.
IEEE Access, 2021
Proceedings of the Machine Learning, Optimization, and Data Science, 2021
Proceedings of the FPGA '21: The 2021 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Virtual Event, USA, February 28, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
2020
Nonintrusive and Adaptive Monitoring for Locating Voltage Attacks in Virtualized FPGAs.
IACR Cryptol. ePrint Arch., 2020
CloudMoles: Surveillance of Power-Wasting Activities by Infiltrating Undercover Sensors.
IACR Cryptol. ePrint Arch., 2020
Proceedings of the 33rd International Conference on VLSI Design and 19th International Conference on Embedded Systems, 2020
X-Attack: Remote Activation of Satisfiability Don't-Care Hardware Trojans on Shared FPGAs.
Proceedings of the 30th International Conference on Field-Programmable Logic and Applications, 2020
Proceedings of the FPGA '20: The 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2020
Proceedings of the FPGA '20: The 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2020
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
2019
Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops, 2019
Proceedings of the International Conference on Field-Programmable Technology, 2019
Proceedings of the 29th International Conference on Field Programmable Logic and Applications, 2019
Design and Implementation of a Deterministic FPGA Router on a CPU+FPGA Acceleration Platform.
Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2019
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
2018
Proceedings of the 28th International Conference on Field Programmable Logic and Applications, 2018
2017
Proceedings of the 27th International Conference on Field Programmable Logic and Applications, 2017
2013
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2013
2012
Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition, 2012