Ming-e Jing
According to our database1,
Ming-e Jing
authored at least 43 papers
between 2005 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
A High-Throughput and Memory-Efficient Deblocking Filter Hardware Architecture for VVC.
IEEE Trans. Circuits Syst. Video Technol., December, 2024
Sensors, March, 2024
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
2023
IEEE Trans. Multim., 2023
An Efficient Bundle Adjustment Approach for Stereo Visual Odometry with Pose Consensus.
Proceedings of the IEEE International Conference on Consumer Electronics, 2023
Proceedings of the 15th IEEE International Conference on ASIC, 2023
2022
2021
An Energy Efficient Computing-in-Memory Accelerator With 1T2R Cell and Fully Analog Processing for Edge AI Applications.
IEEE Trans. Circuits Syst. II Express Briefs, 2021
High-Density 3-D Stackable Crossbar 2D2R nvTCAM With Low-Power Intelligent Search for Fast Packet Forwarding in 5G Applications.
IEEE J. Solid State Circuits, 2021
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
Proceedings of the 14th IEEE International Conference on ASIC, 2021
Proceedings of the 14th IEEE International Conference on ASIC, 2021
Proceedings of the 14th IEEE International Conference on ASIC, 2021
Proceedings of the 14th IEEE International Conference on ASIC, 2021
2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the 2020 IEEE International Conference on Consumer Electronics (ICCE), 2020
CS-MCNet: A Video Compressive Sensing Reconstruction Network with Interpretable Motion Compensation.
Proceedings of the Computer Vision - ACCV 2020 - 15th Asian Conference on Computer Vision, Kyoto, Japan, November 30, 2020
2019
Proceedings of the 2019 IEEE Visual Communications and Image Processing, 2019
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
Proceedings of the 2019 IEEE International Conference on Image Processing, 2019
Proceedings of the 13th IEEE International Conference on ASIC, 2019
2018
Proceedings of the International SoC Design Conference, 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Proceedings of the Algorithms and Architectures for Parallel Processing, 2018
Nonvolatile Crossbar 2D2R TCAM with Cell Size of 16.3 F<sup>2</sup> and K-means Clustering for Power Reduction.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2018
2014
IEEE Trans. Circuits Syst. I Regul. Pap., 2014
2013
A 65nm 39GOPS/W 24-core processor with 11Tb/s/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array.
Proceedings of the 2013 IEEE International Solid-State Circuits Conference, 2013
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
Proceedings of the IEEE 10th International Conference on ASIC, 2013
2012
An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms.
Proceedings of the 2012 IEEE International Solid-State Circuits Conference, 2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
A pure software ldpc decoder on a multi-core processor platform with reduced inter-processor communication cost.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
Analog layout retargeting with geometric programming and constrains symbolization method.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
2011
An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture.
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011
2010
Proceedings of the Annual IEEE International SoC Conference, SoCC 2010, 2010
2007
A Novel Optimization Method for Parametric Yield: Uniform Design Mapping Distance Algorithm.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2007
Sci. China Ser. F Inf. Sci., 2007
2005
Efficient parametric yield optimization of VLSI circuit by uniform design sampling method.
Microelectron. Reliab., 2005