Ming Ding
Orcid: 0000-0003-2632-5930Affiliations:
- Imec-nl/Holst Centre, Eindhoven, The Netherlands
- Eindhoven University of Technology, The Netherlands (PhD 2019)
According to our database1,
Ming Ding
authored at least 25 papers
between 2014 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
An Energy Efficient and Temperature Stable Digital FLL-Based Wakeup Timer With Time-Domain Temperature Compensation.
IEEE Trans. Circuits Syst. II Express Briefs, July, 2024
2022
Proceedings of the 48th IEEE European Solid State Circuits Conference, 2022
2021
A Bluetooth 5 Transceiver With a Phase-Tracking RX and Its Corresponding Digital Baseband in 40-nm CMOS.
IEEE J. Solid State Circuits, 2021
21.2 A 3-to-10GHz 180pJ/b IEEE802.15.4z/4a IR-UWB Coherent Polar Transmitter in 28nm CMOS with Asynchronous Amplitude Pulse-Shaping and Injection-Locked Phase Modulation.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021
A 28.2 μC Neuromorphic Sensing System Featuring SNN-based Near-sensor Computation and Event-Driven Body-Channel Communication for Insertable Cardiac Monitoring.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2021
2020
A 33-ppm/°C 240-nW 40-nm CMOS Wakeup Timer Based on a Bang-Bang Digital-Intensive Frequency-Locked-Loop for IoT Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020
IEEE Trans. Biomed. Circuits Syst., 2020
A 0.9pJ/Cycle 8ppm/°C DFLL-Based Wakeup Timer Enabled by a Time-Domain Trimming and An Embedded Temperature Sensing.
Proceedings of the IEEE Symposium on VLSI Circuits, 2020
30.8 A 3.5mm×3.8mm Crystal-Less MICS Transceiver Featuring Coverages of ±160ppm Carrier Frequency Offset and 4.8-VSWR Antenna Impedance for Insertable Smart Pills.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020
30.6 A Low-Power BLE Transceiver with Support for Phase-Based Ranging, Featuring 5µs PLL Locking Time and 5.3ms Ranging Time, Enabled by Staircase-Chirp PLL with Sticky-Lock Channel-Switching.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020
2019
A Low-Power Fast Start-Up Crystal Oscillator With an Autonomous Dynamically Adjusted Load.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
2018
IEEE Trans. Very Large Scale Integr. Syst., 2018
A 0.8V 0.8mm<sup>2</sup> bluetooth 5/BLE digital-intensive transceiver with a 2.3mW phase-tracking RX utilizing a hybrid loop filter for interference resilience in 40nm CMOS.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018
A 0.6V 3.8μW ECG/bio-impedance monitoring IC for disposable health patch in 40nm CMOS.
Proceedings of the 2018 IEEE Custom Integrated Circuits Conference, 2018
2017
IEEE J. Solid State Circuits, 2017
5.3 A 95µW 24MHz digitally controlled crystal oscillator for IoT applications with 36nJ start-up energy and >13× start-up time reduction using a fully-autonomous dynamically-adjusted load.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017
Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017
2016
A 0.9-1.2V supplied, 2.4GHz Bluetooth Low Energy 4.0/4.2 and 802.15.4 transceiver SoC optimized for battery life.
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016
2015
A 0.33 nJ/bit IEEE802.15.6/Proprietary MICS/ISM Wireless Transceiver With Scalable Data Rate for Medical Implantable Applications.
IEEE J. Biomed. Health Informatics, 2015
A 3.5mW 315/400MHz IEEE802.15.6/proprietary mode digitally-tunable radio SoC with integrated digital baseband and MAC processor in 40nm CMOS.
Proceedings of the Symposium on VLSI Circuits, 2015
13.2 A 3.7mW-RX 4.4mW-TX fully integrated Bluetooth Low-Energy/IEEE802.15.4/proprietary SoC with an ADPLL-based fast frequency offset compensation in 40nm CMOS.
Proceedings of the 2015 IEEE International Solid-State Circuits Conference, 2015
26.2 A 5.5fJ/conv-step 6.4MS/S 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme.
Proceedings of the 2015 IEEE International Solid-State Circuits Conference, 2015
Design and built-in characterization of digital-to-time converters for ultra-low power ADPLLs.
Proceedings of the ESSCIRC Conference 2015, 2015
2014
9.7 A 0.33nJ/b IEEE802.15.6/proprietary-MICS/ISM-band transceiver with scalable data-rate from 11kb/s to 4.5Mb/s for medical applications.
Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Conference, 2014