Michele Martinelli
Orcid: 0000-0002-2585-3005
According to our database1,
Michele Martinelli
authored at least 20 papers
between 2015 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Microprocess. Microsystems, 2024
Proceedings of the 27th Euromicro Conference on Digital System Design, 2024
Proceedings of the 27th Euromicro Conference on Digital System Design, 2024
2023
CoRR, 2023
2022
Towards EXtreme scale technologies and accelerators for euROhpc hw/Sw supercomputing applications for exascale: The TEXTAROSSA approach.
Microprocess. Microsystems, November, 2022
Architectural improvements and technological enhancements for the APEnet+ interconnect system.
CoRR, 2022
Proceedings of the 25th Euromicro Conference on Digital System Design, 2022
2019
Real-Time Cortical Simulations: Energy and Interconnect Scaling on Distributed Systems.
Proceedings of the 27th Euromicro International Conference on Parallel, 2019
2018
PhD thesis, 2018
Next generation of Exascale-class systems: ExaNeSt project and the status of its interconnect and storage development.
Microprocess. Microsystems, 2018
Gaussian and Exponential Lateral Connectivity on Distributed Spiking Neural Network Simulation.
Proceedings of the 26th Euromicro International Conference on Parallel, 2018
2017
Proceedings of the Parallel Computing is Everywhere, 2017
The Brain on Low Power Architectures - Efficient Simulation of Cortical Slow Waves and Asynchronous States.
Proceedings of the Parallel Computing is Everywhere, 2017
Large Scale Low Power Computing System - Status of Network Design in ExaNeSt and EuroExa Projects.
Proceedings of the Parallel Computing is Everywhere, 2017
Proceedings of the Euromicro Conference on Digital System Design, 2017
2016
Dynamic many-process applications on many-tile embedded systems and HPC clusters: The EURETILE programming environment and execution platforms.
J. Syst. Archit., 2016
2015
Scaling to 1024 software processes and hardware cores of the distributed simulation of a spiking neural network including up to 20G synapses.
CoRR, 2015
Impact of exponential long range and Gaussian short range lateral connectivity on the distributed simulation of neural networks including up to 30 billion synapses.
CoRR, 2015
Power, Energy and Speed of Embedded and Server Multi-Cores applied to Distributed Simulation of Spiking Neural Networks: ARM in NVIDIA Tegra vs Intel Xeon quad-cores.
CoRR, 2015