Michele Fiorito

Orcid: 0000-0001-8675-6703

According to our database1, Michele Fiorito authored at least 13 papers between 2009 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
High-Level Synthesis Developments in the Context of European Space Technology Research (Invited Talk).
Proceedings of the 15th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 13th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, 2024

Etna: MLIR-Based System-Level Design and Optimization for Transparent Application Execution on CPU-FPGA Nodes.
Proceedings of the 32nd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2024

A DNN-based Background Segmentation Accelerator for FPGA-equipped satellites.
Proceedings of the 21st ACM International Conference on Computing Frontiers, 2024

Towards Automated Generation of Chiplet-Based Systems Invited Paper.
Proceedings of the 29th Asia and South Pacific Design Automation Conference, 2024

2023
TrueFloat: A Templatized Arithmetic Library for HLS Floating-Point Operators.
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2023

HERMES: qualification of High pErformance pRogrammable Microprocessor and dEvelopment of Software ecosystem.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023

High-Level Synthesis of the OpenMP runtime to improve the generation of parallel accelerators.
Proceedings of the 20th ACM International Conference on Computing Frontiers, 2023

Exploration of Synthesis Methods from Simulink Models to FPGA for Aerospace Applications.
Proceedings of the 20th ACM International Conference on Computing Frontiers, 2023

Towards On-Chip Learning for Low Latency Reasoning with End-to-End Synthesis.
Proceedings of the 28th Asia and South Pacific Design Automation Conference, 2023

2022
MLIR Loop Optimizations for High-Level Synthesis: A Case Study.
Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2022

2021
De-specializing an HLS library for Deep Neural Networks: improvements upon hls4ml.
CoRR, 2021

Invited: Bambu: an Open-Source Research Framework for the High-Level Synthesis of Complex Applications.
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021

2009
Low consumption home femto base stations.
Proceedings of the IEEE 20th International Symposium on Personal, 2009


  Loading...