Michael F. Spear

Orcid: 0000-0002-7681-5877

According to our database1, Michael F. Spear authored at least 68 papers between 2006 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
The Next 700 Benchmarking Frameworks for Concurrent Data Structures.
Proceedings of the 2024 Workshop on Advanced Tools, 2024

2023
Brief Announcement: BatchBoost: Universal Batching for Concurrent Data Structures.
Proceedings of the 37th International Symposium on Distributed Computing, 2023

Separating Mechanism from Policy in STM.
Proceedings of the 32nd International Conference on Parallel Architectures and Compilation Techniques, 2023

2021
SPX64: A Scratchpad Memory for General-purpose Microprocessors.
ACM Trans. Archit. Code Optim., 2021

Semantic Conflict Detection for Transactional Data Structure Libraries.
Proceedings of the SPAA '21: 33rd ACM Symposium on Parallelism in Algorithms and Architectures, 2021

Exploiting Locality in Scalable Ordered Maps.
Proceedings of the 41st IEEE International Conference on Distributed Computing Systems, 2021

2020
Brief Announcement: On Implementing Software Transactional Memory in the C++ Memory Model.
Proceedings of the PODC '20: ACM Symposium on Principles of Distributed Computing, 2020

Understanding and Improving Persistent Transactions on Optane™ DC Memory.
Proceedings of the 2020 IEEE International Parallel and Distributed Processing Symposium (IPDPS), 2020

Optimizing Linearizable Bulk Operations on Data Structures.
Proceedings of the ICPP 2020: 49th International Conference on Parallel Processing, 2020

2019
Simplifying Transactional Memory Support in C++.
ACM Trans. Archit. Code Optim., 2019

Optimizing Persistent Transactions (Brief Announcement).
Proceedings of the 31st ACM on Symposium on Parallelism in Algorithms and Architectures, 2019

A Practical, Scalable, Relaxed Priority Queue.
Proceedings of the 48th International Conference on Parallel Processing, 2019

Optimizing Persistent Memory Transactions.
Proceedings of the 28th International Conference on Parallel Architectures and Compilation Techniques, 2019

2018
Introduction to Special Issue on SPAA'15.
ACM Trans. Parallel Comput., 2018

NUMASK: High Performance Scalable Skip List for NUMA.
Proceedings of the 32nd International Symposium on Distributed Computing, 2018

2017
Brief Announcement: Extending Transactional Memory with Atomic Deferral.
Proceedings of the 29th ACM Symposium on Parallelism in Algorithms and Architectures, 2017

Hand-Over-Hand Transactions with Precise Memory Reclamation.
Proceedings of the 29th ACM Symposium on Parallelism in Algorithms and Architectures, 2017

Extending Transactional Memory with Atomic Deferral.
Proceedings of the 21st International Conference on Principles of Distributed Systems, 2017

A study of unnecessary write backs.
Proceedings of the International Symposium on Memory Systems, 2017

Practical Experience with Transactional Lock Elision.
Proceedings of the 46th International Conference on Parallel Processing, 2017

Redesigning Go's Built-In Map to Support Concurrent Operations.
Proceedings of the 26th International Conference on Parallel Architectures and Compilation Techniques, 2017

2016
Towards migrating computation to distributed memory caches.
Proceedings of the 4th Workshop on Distributed Cloud Computing, 2016

Languages Must Expose Memory Heterogeneity.
Proceedings of the Second International Symposium on Memory Systems, 2016

Practical condition synchronization for transactional memory.
Proceedings of the Eleventh European Conference on Computer Systems, 2016

2015
Hybrid Transactional Memory Revisited.
Proceedings of the Distributed Computing - 29th International Symposium, 2015

Transactional Acceleration of Concurrent Data Structures.
Proceedings of the 27th ACM on Symposium on Parallelism in Algorithms and Architectures, 2015

Case Study: Using Transactions in Memcached.
Proceedings of the Transactional Memory. Foundations, Algorithms, Tools, and Applications, 2015

TSXProf: Profiling Hardware Transactions.
Proceedings of the 2015 International Conference on Parallel Architectures and Compilation, 2015

2014
Transactional Read-Modify-Write Without Aborts.
ACM Trans. Archit. Code Optim., 2014

Transaction-friendly condition variables.
Proceedings of the 26th ACM Symposium on Parallelism in Algorithms and Architectures, 2014

Partitioning OWL Knowledge Bases for Parallel Reasoning.
Proceedings of the 2014 IEEE International Conference on Semantic Computing, 2014

Dynamic-sized nonblocking hash tables.
Proceedings of the ACM Symposium on Principles of Distributed Computing, 2014

Transactionalizing legacy code: an experience report using GCC and Memcached.
Proceedings of the Architectural Support for Programming Languages and Operating Systems, 2014

2013
Boosting timestamp-based transactional memory by exploiting hardware cycle counters.
ACM Trans. Archit. Code Optim., 2013

Practical Non-blocking Unordered Lists.
Proceedings of the Distributed Computing - 27th International Symposium, 2013

Brief announcement: between all and nothing - versatile aborts in hardware transactional memory.
Proceedings of the 25th ACM Symposium on Parallelism in Algorithms and Architectures, 2013

Reading mobile games throughout the curriculum.
Proceedings of the 44th ACM Technical Symposium on Computer Science Education, 2013

Mindicators: A Scalable Approach to Quiescence.
Proceedings of the IEEE 33rd International Conference on Distributed Computing Systems, 2013

On the platform specificity of STM instrumentation mechanisms.
Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization, 2013

2012
A transactional memory with automatic performance tuning.
ACM Trans. Archit. Code Optim., 2012

Delegation and nesting in best-effort hardware transactional memory.
Proceedings of the 24th ACM Symposium on Parallelism in Algorithms and Architectures, 2012

A lock-free, array-based priority queue.
Proceedings of the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2012

Mounds: Array-Based Concurrent Priority Queues.
Proceedings of the 41st International Conference on Parallel Processing, 2012

2011
A nonblocking set optimized for querying the minimum value.
Proceedings of the 30th Annual ACM Symposium on Principles of Distributed Computing, 2011

Hybrid NOrec: a case study in the effectiveness of best effort hardware transactional memory.
Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems, 2011

2010
Transactions as the Foundation of a Memory Consistency Model.
Proceedings of the Distributed Computing, 24th International Symposium, 2010

A Scalable Lock-Free Universal Construction with Best Effort Transactional Hardware.
Proceedings of the Distributed Computing, 24th International Symposium, 2010

Lightweight, robust adaptivity for software transactional memory.
Proceedings of the SPAA 2010: Proceedings of the 22nd Annual ACM Symposium on Parallelism in Algorithms and Architectures, 2010

NOrec: streamlining STM by abolishing ownership records.
Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2010

Transactional Mutex Locks.
Proceedings of the Euro-Par 2010 - Parallel Processing, 16th International Euro-Par Conference, Ischia, Italy, August 31, 2010

2009
Compiler and runtime techniques for software transactional memory optimization.
Concurr. Comput. Pract. Exp., 2009

A comprehensive strategy for contention management in software transactional memory.
Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2009

Fastpath Speculative Parallelization.
Proceedings of the Languages and Compilers for Parallel Computing, 2009

Reducing Memory Ordering Overheads in Software Transactional Memory.
Proceedings of the CGO 2009, 2009

2008
RingSTM: scalable transactions with a single atomic instruction.
Proceedings of the SPAA 2008: Proceedings of the 20th Annual ACM Symposium on Parallelism in Algorithms and Architectures, 2008

Transactional memory retry mechanisms.
Proceedings of the Twenty-Seventh Annual ACM Symposium on Principles of Distributed Computing, 2008

Ordering-Based Semantics for Software Transactional Memory.
Proceedings of the Principles of Distributed Systems, 12th International Conference, 2008

Implementing and Exploiting Inevitability in Software Transactional Memory.
Proceedings of the 2008 International Conference on Parallel Processing, 2008

Scalable Techniques for Transparent Privatization in Software Transactional Memory.
Proceedings of the 2008 International Conference on Parallel Processing, 2008

2007
Transaction Safe Nonblocking Data Structures.
Proceedings of the Distributed Computing, 21st International Symposium, 2007

Nonblocking transactions without indirection using alert-on-update.
Proceedings of the SPAA 2007: Proceedings of the 19th Annual ACM Symposium on Parallelism in Algorithms and Architectures, 2007

Alert-on-update: a communication aid for shared memory multiprocessors.
Proceedings of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2007

Privatization techniques for software transactional memory.
Proceedings of the Twenty-Sixth Annual ACM Symposium on Principles of Distributed Computing, 2007

Transactions and privatization in Delaunay triangulation.
Proceedings of the Twenty-Sixth Annual ACM Symposium on Principles of Distributed Computing, 2007

An integrated hardware-software approach to flexible transactional memory.
Proceedings of the 34th International Symposium on Computer Architecture (ISCA 2007), 2007

Delaunay Triangulation with Transactions and Barriers.
Proceedings of the IEEE 10th International Symposium on Workload Characterization, 2007

2006
Conflict Detection and Validation Strategies for Software Transactional Memory.
Proceedings of the Distributed Computing, 20th International Symposium, 2006

Solving the starting problem: device drivers as self-describing artifacts.
Proceedings of the 2006 EuroSys Conference, Leuven, Belgium, April 18-21, 2006, 2006


  Loading...