Meishoku Masahara
Orcid: 0000-0003-2160-5730
According to our database1,
Meishoku Masahara
authored at least 15 papers
between 2007 and 2015.
Collaborative distances:
Collaborative distances:
Timeline
2007
2008
2009
2010
2011
2012
2013
2014
2015
0
1
2
3
4
1
1
2
1
2
2
2
1
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2015
Power-efficient gray-scale control of silicon thermo-optic phase shifters by pulse width modulation using monolithically integrated MOSFET.
Proceedings of the Optical Fiber Communications Conference and Exhibition, 2015
Proceedings of the 2015 International Conference on IC Design & Technology, 2015
2014
SOI CMOS Voltage Multiplier Circuits with Body Bias Control Technique for Battery-Less Wireless Sensor System.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2014
Improvement of epitaxial channel quality on heavily arsenic- and boron-doped Si surfaces and impact on tunnel FET performance.
Proceedings of the 44th European Solid State Device Research Conference, 2014
Variation behavior of tunnel-FETs originated from dopant concentration at source region and channel edge configuration.
Proceedings of the 44th European Solid State Device Research Conference, 2014
2013
Performance limit of parallel electric field tunnel FET and improvement by modified gate and channel configurations.
Proceedings of the European Solid-State Device Research Conference, 2013
Guidelines for symmetric threshold voltage in tunnel FinFETs with single and dual metal gate electrodes.
Proceedings of the European Solid-State Device Research Conference, 2013
2012
IEICE Trans. Electron., 2012
IEICE Trans. Electron., 2012
Proceedings of the 2012 European Solid-State Device Research Conference, 2012
2010
0.5V FinFET SRAM with dynamic threshold control of pass gates for salvaging malfunctioned bits.
Proceedings of the 36th European Solid-State Circuits Conference, 2010
Proceedings of the IEEE Custom Integrated Circuits Conference, 2010
2008
IEICE Trans. Electron., 2008
2007
Flex-Pass-Gate SRAM Design for Static Noise Margin Enhancement Using FinFET-Based Technology.
Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, 2007