Mehdi Modarressi
Orcid: 0000-0002-4117-7609
According to our database1,
Mehdi Modarressi
authored at least 69 papers
between 2005 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
CoRR, 2024
IEEE Comput. Archit. Lett., 2024
2023
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
Proceedings of the 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2023
2022
Energy-efficient acceleration of convolutional neural networks using computation reuse.
J. Syst. Archit., 2022
J. Syst. Archit., 2022
Adv. Comput., 2022
Chapter Seven - Power-efficient network-on-chip design by partial topology reconfiguration.
Adv. Comput., 2022
Proceedings of the 27th Asia and South Pacific Design Automation Conference, 2022
2021
Proceedings of the International Joint Conference on Neural Networks, 2021
Proceedings of the 24th Euromicro Conference on Digital System Design, 2021
2020
IEEE Micro, 2020
IEEE Comput. Archit. Lett., 2020
2018
ACM Trans. Parallel Comput., 2018
Adv. Comput., 2018
Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip, 2018
Design and Implementation of Efficient Smart Lighting Control System with Learning Capability for Dynamic Indoor Applications.
Proceedings of the 9th International Symposium on Telecommunications, 2018
Zone Based Control Methodology of Smart Indoor Lighting Systems Using Feedforward Neural Networks.
Proceedings of the 9th International Symposium on Telecommunications, 2018
Proceedings of the 29th IEEE International Conference on Application-specific Systems, 2018
2017
Microprocess. Microsystems, 2017
IEEE Comput. Archit. Lett., 2017
Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture, 2017
Proceedings of the 2017 IEEE International Conference on Computational Science and Engineering, 2017
Proceedings of the Architecture of Computing Systems - ARCS 2017, 2017
2016
IEEE Trans. Computers, 2016
Power- and performance-efficient cluster-based network-on-chip with reconfigurable topology.
Microprocess. Microsystems, 2016
IEEE Comput. Archit. Lett., 2016
Proceedings of the 29th IEEE International System-on-Chip Conference, 2016
Proceedings of the 24th Euromicro International Conference on Parallel, 2016
Proceedings of the 2016 Euromicro Conference on Digital System Design, 2016
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016
2015
J. Supercomput., 2015
Improving the performance of packet-switched networks-on-chip by SDM-based adaptive shortcut paths.
Integr., 2015
Proceedings of the 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2015
Proceedings of the Neural Information Processing - 22nd International Conference, 2015
Hardware accelerator for biological protein sequence alignment on reconfigurable Networks-on-Chip.
Proceedings of the 2015 IEEE East-West Design & Test Symposium, 2015
Process variation-aware approximation for efficient timing management of digital circuits.
Proceedings of the 2015 IEEE East-West Design & Test Symposium, 2015
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
2014
A reconfigurable network-on-chip architecture for heterogeneous CMPs in the dark-silicon era.
Proceedings of the IEEE 25th International Conference on Application-Specific Systems, 2014
2013
Using task migration to improve non-contiguous processor allocation in NoC-based CMPs.
J. Syst. Archit., 2013
Power and Performance Efficient Partial Circuits in Packet-Switched Networks-on-Chip.
Proceedings of the 21st Euromicro International Conference on Parallel, 2013
2012
J. Supercomput., 2012
Supporting non-contiguous processor allocation in mesh-based chip multiprocessors using virtual point-to-point links.
IET Comput. Digit. Tech., 2012
A Game Theoretical Thermal - Aware Run - Time Task Synchronization Method for Multiprocessor Systems - on - Chip.
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
Proceedings of the 23rd IEEE International Conference on Application-Specific Systems, 2012
2011
IEEE Trans. Very Large Scale Integr. Syst., 2011
Proceedings of the 12th International Conference on Parallel and Distributed Computing, 2011
Proceedings of the 2011 International Symposium on System on Chip, 2011
A reconfigurable fault-tolerant routing algorithm to optimize the network-on-chip performance and latency in presence of intermittent and permanent faults.
Proceedings of the IEEE 29th International Conference on Computer Design, 2011
Supporting non-contiguous processor allocation in mesh-based CMPs using virtual point-to-point links.
Proceedings of the Design, Automation and Test in Europe, 2011
Proceedings of the Architecture of Computing Systems - ARCS 2011, 2011
2010
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010
The 2D SEM: A novel high-performance and low-power mesh-based topology for networks-on-chip.
Int. J. Parallel Emergent Distributed Syst., 2010
Proceedings of the 47th Design Automation Conference, 2010
2009
Performance and power efficient on-chip communication using adaptive virtual point-to-point connections.
Proceedings of the Third International Symposium on Networks-on-Chips, 2009
Proceedings of the Design, Automation and Test in Europe, 2009
2008
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2008
Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing, 2008
The 2D DBM: An attractive alternative to the simple 2D mesh topology for on-chip networks.
Proceedings of the 26th International Conference on Computer Design, 2008
2007
Proceedings of the 25th International Conference on Computer Design, 2007
2006
A Table-Based Application-Specific Prefetch Engine for Object-Oriented Embedded Systems.
Proceedings of 2006 International Conference on Embedded Computer Systems: Architectures, 2006
A Data Prefetching Mechanism for Object-Oriented Embedded Systems Using Run-Time Profiling.
Proceedings of the Third IEEE International Workshop on Electronic Design, 2006
Proceedings of the Canadian Conference on Electrical and Computer Engineering, 2006
2005
Proceedings of the Advances in Computer Systems Architecture, 10th Asia-Pacific Conference, 2005