Maxim Teslenko

According to our database1, Maxim Teslenko authored at least 17 papers between 2003 and 2018.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2018
An efficient SAT-based algorithm for finding short cycles in cryptographic algorithms.
Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, 2018

2016
A SAT-Based Algorithm for Finding Short Cycles in Shift Register Based Stream Ciphers.
IACR Cryptol. ePrint Arch., 2016

2015
A Fast Heuristic Algorithm for Redundancy Removal.
CoRR, 2015

A Linear-Time Algorithm for Finding All Double-Vertex Dominators of a Given Vertex.
CoRR, 2015

2012
Finding Attractors in Synchronous Multiple-Valued Networks Using SAT-based Bounded Model Checking.
J. Multiple Valued Log. Soft Comput., 2012

2011
A SAT-Based Algorithm for Finding Attractors in Synchronous Boolean Networks.
IEEE ACM Trans. Comput. Biol. Bioinform., 2011

2008
All Around Logic Synthesis.
PhD thesis, 2008

A Computational Scheme Based on Random Boolean Networks.
Trans. Comp. Sys. Biology, 2008

On Analysis and Synthesis of (n, k)-Non-Linear Feedback Shift Registers.
Proceedings of the Design, Automation and Test in Europe, 2008

2007
A computational model based on Random Boolean Networks.
Proceedings of the 2nd International ICST Conference on Bio-Inspired Models of Network, 2007

2005
Bound-Set Preserving ROBDD Variable Orderings May Not Be Optimum.
IEEE Trans. Computers, 2005

Kauffman networks: analysis and applications.
Proceedings of the 2005 International Conference on Computer-Aided Design, 2005

Computing attractors in dynamic networks.
Proceedings of the AC 2005, 2005

An Efficient Algorithm for Finding Double-Vertex Dominators in Circuit Graphs.
Proceedings of the 2005 Design, 2005

2004
On relation between non-disjoint decomposition and multiple-vertex dominators.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

Hermes: LUT FPGA technology mapping algorithm for area minimization with optimum depth.
Proceedings of the 2004 International Conference on Computer-Aided Design, 2004

2003
Boolean Decomposition Based on Cyclic Chains.
Proceedings of the 21st International Conference on Computer Design (ICCD 2003), 2003


  Loading...