Matthias Alles

According to our database1, Matthias Alles authored at least 17 papers between 2006 and 2021.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
A 336 Gbit/s Full-Parallel Window Decoder for Spatially Coupled LDPC Codes.
Proceedings of the Joint European Conference on Networks and Communications & 6G Summit, 2021

2019
Polar Code Decoder Framework.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019

2015
A new architecture for high throughput, low latency NB-LDPC check node processing.
Proceedings of the 26th IEEE Annual International Symposium on Personal, 2015

Syndrome based check node processing of high order NB-LDPC decoders.
Proceedings of the 22nd International Conference on Telecommunications, 2015

2013
A new dimension of parallelism in ultra high throughput LDPC decoding.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2013

2012
Design Space of Flexible Multigigabit LDPC Decoders.
VLSI Design, 2012

ASIC design of a Gbit/s LDPC decoder for iterative MIMO systems.
Proceedings of the International Conference on Computing, Networking and Communications, 2012

2010
FlexiChaP: A Dynamically Reconfigurable ASIP for Channel Decoding for Future Mobile Systems.
Proceedings of the Dynamically Reconfigurable Systems - Architectures, 2010

2009
A novel LDPC decoder for DVB-S2 IP.
Proceedings of the Design, Automation and Test in Europe, 2009

2008
Application-specific reconfigurable processors.
Proceedings of the FPL 2008, 2008

A Case Study in Reliability-Aware Design: A Resilient LDPC Code Decoder.
Proceedings of the Design, Automation and Test in Europe, 2008


2007
A Survey on LDPC Codes and Decoders for OFDM-based UWB Systems.
Proceedings of the 65th IEEE Vehicular Technology Conference, 2007

A Reliability-Aware LDPC Code Decoding Algorithm.
Proceedings of the 65th IEEE Vehicular Technology Conference, 2007

Implementation Issues of Turbo Synchronization with Duo-Binary Turbo Decoding.
Proceedings of the IEEE 18th International Symposium on Personal, 2007

Low complexity LDPC code decoders for next generation standards.
Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exposition, 2007

2006
A Synthesizable IP Core for WIMAX 802.16E LDPC Code Decoding.
Proceedings of the IEEE 17th International Symposium on Personal, 2006


  Loading...