Masayuki Shimoda
Orcid: 0000-0003-4627-0957
According to our database1,
Masayuki Shimoda
authored at least 23 papers
between 2017 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2017
2018
2019
2020
2021
2022
2023
2024
0
1
2
3
4
5
6
7
8
9
10
1
1
1
2
2
2
1
7
4
2
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Proceedings of the 21st International SoC Design Conference, 2024
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
2023
Pre- and post-processing techniques for reinforcement-learning-based routing and spectrum assignment in elastic optical networks.
J. Opt. Commun. Netw., December, 2023
2021
FPGA-Based Inter-layer Pipelined Accelerators for Filter-Wise Weight-Balanced Sparse Fully Convolutional Networks with Overlapped Tiling.
J. Signal Process. Syst., 2021
Impact of Operational Mode Selection and Grooming Policies on Auxiliary Graph-Based Multi-layer Network Planning.
Proceedings of the European Conference on Optical Communication, 2021
Mask RSA: End-To-End Reinforcement Learning-based Routing and Spectrum Assignment in Elastic Optical Networks.
Proceedings of the European Conference on Optical Communication, 2021
2020
SENTEI: Filter-Wise Pruning with Distillation towards Efficient Sparse Convolutional Neural Network Accelerators.
IEICE Trans. Inf. Syst., 2020
Proceedings of the 2020 IEEE International Parallel and Distributed Processing Symposium Workshops, 2020
2019
Power Efficient Object Detector with an Event-Driven Camera for Moving Object Surveillance on an FPGA.
IEICE Trans. Inf. Syst., 2019
GUINNESS: A GUI Based Binarized Deep Neural Network Framework for Software Programmers.
IEICE Trans. Inf. Syst., 2019
FPGA-based Accurate Pedestrian Detection with Thermal Camera for Surveillance System.
Proceedings of the 2019 International Conference on ReConFigurable Computing and FPGAs, 2019
Proceedings of the 13th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2019
A Dataflow Pipelining Architecture for Tile Segmentation with a Sparse MobileNet on an FPGA.
Proceedings of the International Conference on Field-Programmable Technology, 2019
Proceedings of the 29th International Conference on Field Programmable Logic and Applications, 2019
FPGA-Based Training Accelerator Utilizing Sparseness of Convolutional Neural Network.
Proceedings of the 29th International Conference on Field Programmable Logic and Applications, 2019
Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2019
Filter-Wise Pruning Approach to FPGA Implementation of Fully Convolutional Network for Semantic Segmentation.
Proceedings of the Applied Reconfigurable Computing - 15th International Symposium, 2019
2018
Proceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, 2018
A Tri-State Weight Convolutional Neural Network for an FPGA: Applied to YOLOv2 Object Detector.
Proceedings of the International Conference on Field-Programmable Technology, 2018
Proceedings of the 28th International Conference on Field Programmable Logic and Applications, 2018
Proceedings of the 28th International Conference on Field Programmable Logic and Applications, 2018
2017
Proceedings of the International Conference on Field Programmable Technology, 2017
Proceedings of the 27th International Conference on Field Programmable Logic and Applications, 2017