Masayuki Miyamoto

According to our database1, Masayuki Miyamoto authored at least 29 papers between 1996 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Distributed Complexity of P<sub>k</sub>-freeness: Decision and Certification.
CoRR, 2024

2023
Quantum Merlin-Arthur proof systems for synthesizing quantum states.
CoRR, 2023

Distributed Quantum Interactive Proofs.
Proceedings of the 40th International Symposium on Theoretical Aspects of Computer Science, 2023

Distributed Merlin-Arthur Synthesis of Quantum States and Its Applications.
Proceedings of the 48th International Symposium on Mathematical Foundations of Computer Science, 2023

2022
Brief Announcement: Distributed Quantum Interactive Proofs.
Proceedings of the 36th International Symposium on Distributed Computing, 2022

2021
Lower Bounds for Induced Cycle Detection in Distributed Computing.
Proceedings of the 32nd International Symposium on Algorithms and Computation, 2021

2020
Quantum Speedup for the Minimum Steiner Tree Problem.
Proceedings of the Computing and Combinatorics - 26th International Conference, 2020

2019
A Quantum Algorithm for Minimum Steiner Tree Problem.
CoRR, 2019

2018
Session 10 overview: Sensor systems: IMMD subcommittee.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

2017
Session 9 overview: Sensors.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017

2015
A 143 × 81 Mutual-Capacitance Touch-Sensing Analog Front-End With Parallel Drive and Differential Sensing Architecture.
IEEE J. Solid State Circuits, 2015

6.6 A 240Hz-reporting-rate mutual-capacitance touch-sensing analog front-end enabling multiple active/passive styluses with 41dB/32dB SNR for 0.5mm diameter.
Proceedings of the 2015 IEEE International Solid-State Circuits Conference, 2015

A multi-core architecture of digital back-end for large mutual capacitance touch sensing systems.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

2014
12.3 A 240Hz-reporting-rate 143×81 mutual-capacitance touch-sensing analog front-end IC with 37dB SNR for 1mm-diameter stylus.
Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Conference, 2014

An 87×49 mutual capacitance touch sensing IC enabling 0.5 mm-diameter stylus signal detection at 240 Hz-reporting-rate with palm rejection.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2014

2008
RF Variable-Gain Amplifiers and AGC Loops for Digital TV Receivers.
IEICE Trans. Electron., 2008

2006
An 80/100MS/s 76.3/70.1dB SNDR ΔΣ ADC for Digital TV Receivers.
Proceedings of the 2006 IEEE International Solid State Circuits Conference, 2006

A 100-MS/s 4-MHz Bandwidth 77.3-dB SNDR ΔΣ ADC with a Triple Sampling Technique.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006

2005
A delta-sigma modulator for a 1-bit digital switching amplifier.
IEEE J. Solid State Circuits, 2005

2004
A low-power switched-capacitor variable gain amplifier.
IEEE J. Solid State Circuits, 2004

A delta-sigma modulator for 1-bit digital switching amplifier [audio power amplifier].
Proceedings of the IEEE 2004 Custom Integrated Circuits Conference, 2004

2003
A low power sample-and-hold amplifier.
Proceedings of the ESSCIRC 2003, 2003

A highly linear CMOS buffer circuit with an adjustable output impedance.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2003

2002
Embedded anti-aliasing in switched-capacitor ladder filters with variable gain and offset compensation.
IEEE J. Solid State Circuits, 2002

A neural network model for encoding and perception of vowel sounds.
Neurocomputing, 2002

2001
CDMA functional blocks using recycling integrator correlators-matched filters and delay-locked loops.
IEEE J. Solid State Circuits, 2001

Embedded anti-aliasing in switched-capacitor ladder filters.
Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, 2001

2000
A 2-V 3.7-mW delay locked-loop using recycling integrator correlators for a 5-Mcps DS-CDMA demodulator.
Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, 2000

1996
Dynamically Adaptable CMOS Winner-Take-All Neural Network.
Proceedings of the Advances in Neural Information Processing Systems 9, 1996


  Loading...