Masanori Yamato
According to our database1,
Masanori Yamato
authored at least 6 papers
between 2003 and 2005.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2005
Development of a Thread Scheduler for SMT Processor Architecture.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2005
A New Model of Reconfigurable Cache for an SMT Processor and its FPGA Implementation.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2005
2004
Dynamic Allocation of Physical Register Banks for an SMT Processor.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2004
2003
A Process and Thread Management of the Operating System "Future" for On Chip Multithreaded Architecture.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2003
Implementation and Evaluation of a Thread Library for Multithreaded Architecture.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2003
Performance Evaluation of an On-Chip Multi-Threaded Processor with Cache Memory Managed by Logical Thread Number.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2003