Masahiro Ishida

According to our database1, Masahiro Ishida authored at least 54 papers between 1991 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Application of Residue Sampling to RF/AMS Device Testing.
Proceedings of the 30th IEEE Asian Test Symposium, 2021

2019
A Jitter Injection Module for Production Test of 52-Gbps PAM4 Signal Interfaces.
Proceedings of the IEEE International Test Conference, 2019

2018
Digitally-Controlled Compensation Current Injection to ATE Power Supply for Emulation of Customer Environment.
J. Electron. Test., 2018

A Stressed Eye Testing Module for Production Test of 30-Gbps NRZ Signal Interfaces.
Proceedings of the IEEE International Test Conference, 2018

2017
Innovative practices session 10B innovative practices in Asia-2: From cost perspective.
Proceedings of the 35th IEEE VLSI Test Symposium, 2017

Innovative practices session 9B innovative practices in Asia-1: From quality perspective.
Proceedings of the 35th IEEE VLSI Test Symposium, 2017

A jitter separation and BER estimation method for asymmetric total jitter distributions.
Proceedings of the IEEE International Test Conference, 2017

Extension of power supply impedance emulation method on ATE for multiple power domain.
Proceedings of the 22nd IEEE European Test Symposium, 2017

2016
Power Supply Voltage Control for Eliminating Overkills and Underkills in Delay Fault Testing.
IEICE Trans. Electron., 2016

Dynamic Power Integrity Control of ATE for Eliminating Overkills and Underkills in Device Testing.
J. Electron. Test., 2016

An ATE System for Testing RF Digital Communication Devices With QAM Signal Interfaces.
IEEE Des. Test, 2016

A fully integrated GaN-based power IC including gate drivers for high-efficiency DC-DC Converters.
Proceedings of the 2016 IEEE Symposium on VLSI Circuits, 2016

Power supply impedance emulation to eliminate overkills and underkills due to the impedance difference between ATE and customer board.
Proceedings of the 2016 IEEE International Test Conference, 2016

An Optical Interconnection Test Method Applicable to 100-Gb/s Transceivers Using an ATE Based Hardware.
Proceedings of the 25th IEEE Asian Test Symposium, 2016

2015
Conducted noise of GaN Schottky barrier diode in a DC-DC converter.
IEICE Electron. Express, 2015

A new method for measuring alias-free aperture jitter in an ADC output.
Proceedings of the 2015 IEEE International Test Conference, 2015

An ATE system for testing 2.4-GHz RF digital communication devices with QAM signal interfaces.
Proceedings of the 2015 IEEE International Test Conference, 2015

A Technique for Analyzing On-Chip Power Supply Impedance.
Proceedings of the 24th IEEE Asian Test Symposium, 2015

2014
Special session 8C: Hot topic: Designers' and test researchers' roles in analog design-for-test.
Proceedings of the 32nd IEEE VLSI Test Symposium, 2014

Statistical silicon results of dynamic power integrity control of ATE for eliminating overkills and underkills.
Proceedings of the 2014 International Test Conference, 2014

30.5 A GaN 3×3 matrix converter chipset with Drive-by-Microwave technologies.
Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Conference, 2014

An ATE Based 32 Gbaud PAM-4 At-Speed Characterization and Testing Solution.
Proceedings of the 23rd IEEE Asian Test Symposium, 2014

2013
A functional test of 2-GHz/4-GHz RF digital communication device using digital tester.
Proceedings of the 2013 IEEE International Test Conference, 2013

2012
Real-Time Testing Method for Multilevel Signal Interfaces and Its Impact on Test Cost.
IEEE Des. Test Comput., 2012

Marker based camera pose estimation for underwater robots.
Proceedings of the IEEE/SICE International Symposium on System Integration, 2012

Power integrity control of ATE for emulating power supply fluctuations on customer environment.
Proceedings of the 2012 IEEE International Test Conference, 2012

Post-Silicon Jitter Measurements.
Proceedings of the 21st IEEE Asian Test Symposium, 2012

2011
Real-time testing method for 16 Gbps 4-PAM signal interface.
Proceedings of the 2011 IEEE International Test Conference, 2011

2009
A robust method for identifying a deterministic jitter model in a total jitter distribution.
Proceedings of the 2009 IEEE International Test Conference, 2009

2008
A New Method for Measuring Aperture Jitter in ADC Output and Its Application to ENOB Testing.
Proceedings of the 2008 IEEE International Test Conference, 2008

Total Jitter Measurement for Testing HSIO Integrated SoCs.
Proceedings of the 17th IEEE Asian Test Symposium, 2008

2007
An FFT-based jitter separation method for high-frequency jitter testing with a 10x reduction in test time.
Proceedings of the 2007 IEEE International Test Conference, 2007

Data jitter measurement using a delta-time-to-voltage converter method.
Proceedings of the 2007 IEEE International Test Conference, 2007

An On-Chip Delta-Time-to-Voltage Converter for Real-Time Measurement of Clock Jitter.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

Mismatch-Tolerant Circuit for On-Chip Measurements of Data Jitter.
Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, 2007

2006
A Study of Per-Pin Timing Jitter Scope.
Proceedings of the 2006 IEEE International Test Conference, 2006

A Real-Time Delta-Time-to-Voltage Converter for Clock Jitter Measurement.
Proceedings of the 2006 IEEE International Test Conference, 2006

2005
A wideband low-noise ATE-based method for measuring jitter in GHz signals.
Proceedings of the Proceedings 2005 IEEE International Test Conference, 2005

2004
Skew measurements in clock distribution circuits using an analytic signal method.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2004

A Real-Time Jitter Measurement Board for High-Performance Computer and Communication Systems.
Proceedings of the Proceedings 2004 International Test Conference (ITC 2004), 2004

2003
Extraction of instantaneous and RMS sinusoidal jitter using an analytic signal method.
IEEE Trans. Circuits Syst. II Express Briefs, 2003

Timing Jitter Measurement of Intrinsic Random Jitter and Sinusoidal Jitter Using Frequency Division.
J. Electron. Test., 2003

Effects of Deterministic Jitter in a Cable on Jitter Tolerance Measurements.
Proceedings of the Proceedings 2003 International Test Conference (ITC 2003), Breaking Test Interface Bottlenecks, 28 September, 2003

2002
A Method for Compressing Test Data Based on Burrows-Wheeler Transformation.
IEEE Trans. Computers, 2002

Timing Jitter Measurement of 10 Gbps Bit Clock Signals Using Frequency Division.
Proceedings of the 20th IEEE VLSI Test Symposium (VTS 2002), Without Testing It's a Gamble, 28 April, 2002

A New Method for Testing Jitter Tolerance of SerDes Devices Using Sinusoidal Jitter.
Proceedings of the Proceedings IEEE International Test Conference 2002, 2002

Effects of Amplitude Modulation in Jitter Tolerance Measurements of Communication Devices.
Proceedings of the 11th Asian Test Symposium (ATS 2002), 18-20 November 2002, Guam, USA, 2002

2001
A Method for Measuring the Cycle-to-Cycle Period Jitter of High-Frequency Clock Signals.
Proceedings of the 19th IEEE VLSI Test Symposium (VTS 2001), Test and Diagnosis in a Nanometric World, 29 April, 2001

Testing clock distribution circuits using an analytic signal method.
Proceedings of the Proceedings IEEE International Test Conference 2001, Baltimore, MD, USA, 30 October, 2001

2000
Extraction of Peak-to-Peak and RMS Sinusoidal Jitter Using an Analytic Signal Method.
Proceedings of the 18th IEEE VLSI Test Symposium (VTS 2000), 30 April, 2000

Jitter measurements of a PowerPC<sup>TM</sup> microprocessor using an analytic signal method.
Proceedings of the Proceedings IEEE International Test Conference 2000, 2000

1998
COMPACT: A Hybrid Method for Compressing Test Data.
Proceedings of the 16th IEEE VLSI Test Symposium (VTS '98), 28 April, 1998

1997
An Efficient Method for Compressing Test Data.
Proceedings of the Proceedings IEEE International Test Conference 1997, 1997

1991
Programming for Parallel Pattern Generators.
Proceedings of the Proceedings IEEE International Test Conference 1991, 1991


  Loading...