Masahiro Fujita
Orcid: 0000-0002-6516-4175
According to our database1,
Masahiro Fujita
authored at least 481 papers
between 1983 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
FPGA Codec System of Learned Image Compression With Algorithm-Architecture Co-Optimization.
IEEE J. Emerg. Sel. Topics Circuits Syst., June, 2024
Bidirectional LSTM Model for Accurate and Real-Time Landslide Detection: A Case Study in Mawiongrim, Meghalaya, India.
IEEE Internet Things J., February, 2024
Stories of QRIO and PINO, and Beyond: Lessons Learned from Small Humanoid Projects From R&D to Business.
Int. J. Humanoid Robotics, February, 2024
Accelerating Decision Diagram-based Multi-node Quantum Simulation with Ring Communication and Automatic SWAP Insertion.
CoRR, 2024
2023
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., April, 2023
Energy-Efficient FPGA Implementation of Power-of-2 Weights-Based Convolutional Neural Networks With Low Bit-Precision Input Images.
IEEE Trans. Circuits Syst. II Express Briefs, February, 2023
Proceedings of the IEEE International Conference on Quantum Software, 2023
LUT-based Arithmetic Circuit Approximation with Formal Guarantee on Worst Case Relative Error.
Proceedings of the 24th IEEE Latin American Test Symposium, 2023
Proceedings of the IEEE International Symposium on Smart Electronic Systems, 2023
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
Wireless Reference Frequency Distribution for Membrane-Deployed Distributed Microwave Interferometer Concept.
Proceedings of the IEEE International Geoscience and Remote Sensing Symposium, 2023
Proceedings of the 13th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, 2023
2022
BMC-Based Temperature-Aware SBST for Worst-Case Delay Fault Testing Under High Temperature.
IEEE Trans. Very Large Scale Integr. Syst., 2022
High-Precision Sub-Nyquist Sampling System Based on Modulated Wideband Converter for Communication Device Testing.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
IPSJ Trans. Syst. LSI Des. Methodol., 2022
Proposal of anonymization dictionary using disclosed statements by business operators.
Internet Things, 2022
Comput. Ind. Eng., 2022
Scalable Construction of Formal Error Guaranteed LUT-Based Approximate Multipliers with Analytical Worst-Case Error Bound.
Proceedings of the VLSI Design and Test - 26th International Symposium, 2022
Proceedings of the VLSI Design and Test - 26th International Symposium, 2022
Proceedings of the IEEE International Conference on Visual Communications and Image Processing, 2022
Multi-observed Multi-factor Authentication: A Multi-factor Authentication Using Single Credential.
Proceedings of the Advances in Network-Based Information Systems, 2022
Low-Precision Quantization Techniques for Hardware-Implementation-Friendly BERT Models.
Proceedings of the 23rd International Symposium on Quality Electronic Design, 2022
Formal Analysis of Integer Multipliers by building Binary Decision Diagram of Adder Trees.
Proceedings of the 23rd International Symposium on Quality Electronic Design, 2022
A Single-Satellite Approach to Large Aperture Microwave Interferometric Radiometry Using Flexible Membrane Structures.
Proceedings of the IEEE International Geoscience and Remote Sensing Symposium, 2022
Deep Learning-assisted Scan Chain Diagnosis with Different Fault Models during Manufacturing Test.
Proceedings of the IEEE 31st Asian Test Symposium, 2022
2021
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021
CoRR, 2021
Efficient Reachability Analysis Based on Inductive Invariant Using X-value Based Flipflop Selection.
Proceedings of the 22nd International Symposium on Quality Electronic Design, 2021
Proceedings of the Innovative Mobile and Internet Services in Ubiquitous Computing, 2021
Proposal and Development of Anonymization Dictionary Using Public Information Disclosed by Anonymously Processed Information Handling Business Operators.
Proceedings of the Innovative Mobile and Internet Services in Ubiquitous Computing, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
A Decomposition-Based Synthesis Algorithm for Sparse Matrix-Vector Multiplication in Parallel Communication Structure.
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021
2020
A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug.
IEEE Trans. Very Large Scale Integr. Syst., 2020
A Calibration Technique for Simultaneous Estimation of Actual Sensing Matrix Coefficients on Modulated Wideband Converters.
IEEE Trans. Circuits Syst., 2020
IEEE Trans. Circuits Syst. I Regul. Pap., 2020
An Automatic Test Pattern Generation Method for Multiple Stuck-At Faults by Incrementally Extending the Test Patterns.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
A Logic Optimization Method by Eliminating Redundant Multiple Faults from Higher to Lower Cardinality.
IPSJ Trans. Syst. LSI Des. Methodol., 2020
IPSJ Trans. Syst. LSI Des. Methodol., 2020
Future Gener. Comput. Syst., 2020
CoRR, 2020
Development and field test of the articulated mobile robot T2 Snake-4 for plant disaster prevention.
Adv. Robotics, 2020
Development of a folding arm on an articulated mobile robot for plant disaster prevention.
Adv. Robotics, 2020
What are the important technologies for bin picking? Technology analysis of robots in competitions based on a set of performance metrics.
Adv. Robotics, 2020
A Low Overhead Methodology for Validating Memory Consistency Models in Chip Multiprocessors.
Proceedings of the 33rd International Conference on VLSI Design and 19th International Conference on Embedded Systems, 2020
Proceedings of the VLSI-SoC: Design Trends, 2020
Proceedings of the 28th IFIP/IEEE International Conference on Very Large Scale Integration, 2020
Synthesis and Generalization of Parallel Algorithms Considering Communication Constraints.
Proceedings of the 21st International Symposium on Quality Electronic Design, 2020
Real-Time Threshold-based Landslide Prediction System for Hilly Region using Wireless Sensor Networks.
Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2020
Synthesis and Optimization of Multiple Portions of Circuits for ECO based on Set-Covering and QBF Formulations.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
Proceedings of the 29th IEEE Asian Test Symposium, 2020
Theoretical Analysis on Noise Performance of Modulated Wideband Converters for Analog Testing.
Proceedings of the 29th IEEE Asian Test Symposium, 2020
Proceedings of the Advanced Information Networking and Applications, 2020
2019
Proceedings of the Disaster Robotics - Results from the ImPACT Tough Robotics Challenge, 2019
IEEE Trans. Robotics, 2019
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2019
SAT-based Silicon Debug of Electrical Errors under Restricted Observability Enhancement.
J. Electron. Test., 2019
An Incremental Automatic Test Pattern Generation Method for Multiple Stuck-at Faults.
Proceedings of the 37th IEEE VLSI Test Symposium, 2019
A Methodology for SAT-Based Electrical Error Debugging During Post-Silicon Validation.
Proceedings of the 32nd International Conference on VLSI Design and 18th International Conference on Embedded Systems, 2019
A 48 MHz 880-nW Standby Power Normally-Off MCU with 1 Clock Full Backup and 4.69-μs Wakeup Featuring 60-nm Crystalline In-Ga-Zn Oxide BEOL-FETs.
Proceedings of the 2019 Symposium on VLSI Circuits, Kyoto, Japan, June 9-14, 2019, 2019
Proceedings of the 27th IFIP/IEEE International Conference on Very Large Scale Integration, 2019
Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019
AI x Robotics: Technology Challenges and Opportunities in Sensors, Actuators, and Integrated Circuits.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019
Automatic Test Pattern Generation for Double Stuck-at Faults Based on Test Patterns of Single Faults.
Proceedings of the 20th International Symposium on Quality Electronic Design, 2019
Synthesis of Algorithm Considering Communication Structure of Distributed/Parallel Computing.
Proceedings of the 20th International Symposium on Quality Electronic Design, 2019
Proceedings of the 2019 International Symposium on Physical Design, 2019
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
Live Demonstration: Automatic Synthesis of Algorithms on Multi Chip/FPGA with Communication Constraints.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
Proceedings of the 25th IEEE International Symposium on On-Line Testing and Robust System Design, 2019
Proceedings of the 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2019
Bin-picking Robot using a Multi-gripper Switching Strategy based on Object Sparseness.
Proceedings of the 15th IEEE International Conference on Automation Science and Engineering, 2019
Validating Multi-Processor Cache Coherence Mechanisms under Diminished Observability.
Proceedings of the 28th IEEE Asian Test Symposium, 2019
Proceedings of the Advanced Information Networking and Applications, 2019
2018
An ATPG Method for Double Stuck-At Faults by Analyzing Propagation Paths of Single Faults.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
Planar Omnidirectional Crawler Mobile Mechanism - Development of Actual Mechanical Prototype and Basic Experiments.
IEEE Robotics Autom. Lett., 2018
Development and Testing of Force-Sensing Forceps Using FBG for Bilateral Micro-Operation System.
IEEE Robotics Autom. Lett., 2018
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2018
234Compositor: A flexible parallel image compositing framework for massively parallel visualization environments.
Future Gener. Comput. Syst., 2018
Multiple Stuck-at Fault Testability Analysis of ROBDD Based Combinational Circuit Design.
J. Electron. Test., 2018
Jamming layered membrane gripper mechanism for grasping differently shaped-objects without excessive pushing force for search and rescue missions.
Adv. Robotics, 2018
ELURA: A Methodology for Post-Silicon Gate-Level Error Localization Using Regression Analysis.
Proceedings of the 31st International Conference on VLSI Design and 17th International Conference on Embedded Systems, 2018
Proceedings of the International Symposium on Memory Systems, 2018
A Large Data Visualization Framework for SPARC64 fx HPC Systems - Case Study: K Computer Operational Environment -.
Proceedings of the 8th IEEE Symposium on Large Data Analysis and Visualization, 2018
Silicon Debug with Maximally Expanded Internal Observability Using Nearest Neighbor Algorithm.
Proceedings of the 2018 IEEE Computer Society Annual Symposium on VLSI, 2018
A 20ns-write 45ns-read and 10<sup>14</sup>-cycle endurance memory module composed of 60nm crystalline oxide semiconductor transistors.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Proceedings of the Internet of Things. Information Processing in an Increasingly Connected World, 2018
Micro Disposable Biometric Authentication: An Application Using Fingernail Minute Textures for Nonsensitive Services.
Proceedings of the 2018 3rd International Conference on Biomedical Imaging, 2018
A Study on Open Source Software for Large-Scale Data Visualization on SPARC64fx based HPC Systems.
Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region, 2018
2017
Subthreshold Operation of CAAC-IGZO FPGA by Overdriving of Programmable Routing Switch and Programmable Power Switch.
IEEE Trans. Very Large Scale Integr. Syst., 2017
Embedded Memory and ARM Cortex-M0 Core Using 60-nm C-Axis Aligned Crystalline Indium-Gallium-Zinc Oxide FET Integrated With 65-nm Si CMOS.
IEEE J. Solid State Circuits, 2017
A Methodology for Trace Signal Selection to Improve Error Detection in Post-Silicon Validation.
Proceedings of the 30th International Conference on VLSI Design and 16th International Conference on Embedded Systems, 2017
Proceedings of the 30th International Conference on VLSI Design and 16th International Conference on Embedded Systems, 2017
Proceedings of the 2017 IFIP/IEEE International Conference on Very Large Scale Integration, 2017
Proceedings of the 2017 IFIP/IEEE International Conference on Very Large Scale Integration, 2017
Proceedings of the 2017 IFIP/IEEE International Conference on Very Large Scale Integration, 2017
Proceedings of the VLSI Design and Test - 21st International Symposium, 2017
Proceedings of the Advances in Network-Based Information Systems, 2017
Proceedings of the 18th IEEE Latin American Test Symposium, 2017
Proceedings of the 18th IEEE Latin American Test Symposium, 2017
Methods of equivalence checking and ECO support under C-based design through reproduction of C descriptions from implementation designs.
Proceedings of the 18th International Symposium on Quality Electronic Design, 2017
Proceedings of the 18th International Symposium on Quality Electronic Design, 2017
Proceedings of the 18th International Symposium on Quality Electronic Design, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Test pattern generation for multiple stuck-at faults not covered by test patterns for single faults.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Proceedings of the 23rd IEEE International Symposium on On-Line Testing and Robust System Design, 2017
Distributed Particle-Based Rendering Framework for Large Data Visualization on HPC Environments.
Proceedings of the 2017 International Conference on High Performance Computing & Simulation, 2017
An approach to approximate computing: Logic transformations for one-minterm changes in specification.
Proceedings of the 2017 IEEE International High Level Design Validation and Test Workshop, 2017
RTL level trace signal selection and coverage estimation during post-silicon validation.
Proceedings of the 2017 IEEE International High Level Design Validation and Test Workshop, 2017
Combining Restorability and Error Detection Ability for Effective Trace Signal Selection.
Proceedings of the on Great Lakes Symposium on VLSI 2017, 2017
Proceedings of the 41st IEEE Annual Computer Software and Applications Conference, 2017
Proceedings of the 6th IEEE International Conference on Cloud Networking, 2017
Directcha-maze: A Study of CAPTCHA Configuration with Machine Learning and Brute-Force Attack Defensibility Along with User Convenience Consideration.
Proceedings of the Advances on Broad-Band Wireless Computing, 2017
Proceedings of the 26th IEEE Asian Test Symposium, 2017
2016
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2016
Embedded memory and ARM Cortex-M0 core using 60-nm C-axis aligned crystalline indium-gallium-zinc oxide FET integrated with 65-nm Si CMOS.
Proceedings of the 2016 IEEE Symposium on VLSI Circuits, 2016
Two axes orthogonal drive transmission for omnidirectional crawler with surface contact.
Proceedings of the 2016 IEEE International Symposium on Safety, 2016
Variable inner volume mechanism for soft and robust gripping - Improvement of gripping performance for large-object gripping.
Proceedings of the 2016 IEEE International Symposium on Safety, 2016
Study on relationship between user awareness and QoE in communication delay on smartphones.
Proceedings of the 14th Annual Conference on Privacy, Security and Trust, 2016
Proceedings of the 14th Annual Conference on Privacy, Security and Trust, 2016
A Micro Biometric Authentication Mechanism Considering Minute Patterns of the Human Body: A Proposal and the First Attempt.
Proceedings of the 19th International Conference on Network-Based Information Systems, 2016
Proceedings of the IEEE International High Level Design Validation and Test Workshop, 2016
Proceedings of the IEEE International High Level Design Validation and Test Workshop, 2016
Secure Communication Protocol Between a Human and a Bank Server for Preventing Man-in-the-Browser Attacks.
Proceedings of the Human Aspects of Information Security, Privacy, and Trust, 2016
Implementation and Initial Evaluation of Game in Which Password Enhancement Factor is Embedded.
Proceedings of the HCI International 2016 - Posters' Extended Abstracts, 2016
Synthesizing and Completely Testing Hardware Based on Templates Through Small Numbers of Test Patterns.
Proceedings of the Automated Technology for Verification and Analysis, 2016
A New Approach for Debugging Logic Circuits without Explicitly Debugging Their Functionality.
Proceedings of the 25th IEEE Asian Test Symposium, 2016
Proceedings of the 21st Asia and South Pacific Design Automation Conference, 2016
2015
A Boosting Pass Gate With Improved Switching Characteristics and No Overdriving for Programmable Routing Switch Based on Crystalline In-Ga-Zn-O Technology.
IEEE Trans. Very Large Scale Integr. Syst., 2015
Automatic High-Level Data-Flow Synthesis and Optimization of Polynomial Datapaths Using Functional Decomposition.
IEEE Trans. Computers, 2015
Toward Unification of Synthesis and Verification in Topologically Constrained Logic Design.
Proc. IEEE, 2015
Normally-Off Computing for Crystalline Oxide Semiconductor-Based Multicontext FPGA Capable of Fine-Grained Power Gating on Programmable Logic Element With Nonvolatile Shadow Register.
IEEE J. Solid State Circuits, 2015
Direct simulation of drying colloidal suspension on substrate using immersed free surface model.
J. Comput. Phys., 2015
Proceedings of the 33rd IEEE VLSI Test Symposium, 2015
Proceedings of the 2015 IFIP/IEEE International Conference on Very Large Scale Integration, 2015
Proceedings of the VLSI-SoC: Design for Reliability, Security, and Low Power, 2015
Proceedings of the 2015 IFIP/IEEE International Conference on Very Large Scale Integration, 2015
Proceedings of the 2015 IFIP/IEEE International Conference on Very Large Scale Integration, 2015
Proceedings of the 13th Annual Conference on Privacy, Security and Trust, 2015
Proceedings of the 18th International Conference on Network-Based Information Systems, 2015
Logic analysis and optimization with quick identification of invariants through one time frame analysis.
Proceedings of the 13. ACM/IEEE International Conference on Formal Methods and Models for Codesign, 2015
Proceedings of the 2015 IEEE International Test Conference, 2015
16.9 A 128kb 4b/cell nonvolatile memory with crystalline In-Ga-Zn oxide FET using Vt, cancel write method.
Proceedings of the 2015 IEEE International Solid-State Circuits Conference, 2015
Proceedings of the Sixteenth International Symposium on Quality Electronic Design, 2015
234 scheduling of 3-2 and 2-1 eliminations for parallel image compositing using non-power-of-two number of processes.
Proceedings of the 2015 International Conference on High Performance Computing & Simulation, 2015
Automatic identification of assertions and invariants with small numbers of test vectors.
Proceedings of the 33rd IEEE International Conference on Computer Design, 2015
Proceedings of the Human Aspects of Information Security, Privacy, and Trust, 2015
Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2015
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
Detection of test Patterns with Unreachable States through Efficient Inductive-Invariant Identification.
Proceedings of the 24th IEEE Asian Test Symposium, 2015
2014
In vitro and in vivo evaluation of <sup>11</sup>C-SD5024, a novel PET radioligand for human brain imaging of cannabinoid CB<sub>1</sub> receptors.
NeuroImage, 2014
Retest imaging of [<sup>11</sup>C]NOP-1A binding to nociceptin/orphanin FQ peptide (NOP) receptors in the brain of healthy humans.
NeuroImage, 2014
IEEE Micro, 2014
SAT-based Automatic Rectification and Debugging of Combinational Circuits with LUT Insertions.
IPSJ Trans. Syst. LSI Des. Methodol., 2014
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2014
Automatic Rectification of Processor Design Bugs Using a Scalable and General Correction Model.
IEICE Trans. Inf. Syst., 2014
A 32-bit CPU with zero standby power and 1.5-clock sleep/2.5-clock wake-up achieved by utilizing a 180-nm C-axis aligned crystalline In-Ga-Zn oxide transistor.
Proceedings of the Symposium on VLSI Circuits, 2014
Proceedings of the 22nd International Conference on Very Large Scale Integration, 2014
MAESTRO: A time-driven embedded testbed Architecture with Event-driven Synchronization.
Proceedings of the 20th IEEE Real-Time and Embedded Technology and Applications Symposium, 2014
Proceedings of the 2014 Twelfth Annual International Conference on Privacy, 2014
Proceedings of the 2014 International Test Conference, 2014
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2014
Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Conference, 2014
Proceedings of the Fifteenth International Symposium on Quality Electronic Design, 2014
Proceedings of the Fifteenth International Symposium on Quality Electronic Design, 2014
Proceedings of the International Conference on High Performance Computing & Simulation, 2014
Proceedings of the Human Aspects of Information Security, Privacy, and Trust, 2014
Proceedings of the 19th IEEE European Test Symposium, 2014
Embedded SRAM and Cortex-M0 core with backup circuits using a 60-nm crystalline oxide semiconductor for power gating.
Proceedings of the 2014 IEEE Symposium on Low-Power and High-Speed Chips, 2014
2013
On the integration of model-driven design and dynamic assertion-based verification for embedded software.
J. Syst. Softw., 2013
Proceedings of the 31st IEEE VLSI Test Symposium, 2013
Proceedings of the 26th International Conference on VLSI Design and 12th International Conference on Embedded Systems, 2013
Debugging Methods Through Identification of Appropriate Functions for Internal Gates.
Proceedings of the VLSI-SoC: At the Crossroads of Emerging Trends, 2013
Proceedings of the 21st IEEE/IFIP International Conference on VLSI and System-on-Chip, 2013
Proceedings of the 21st IEEE/IFIP International Conference on VLSI and System-on-Chip, 2013
Hardware implementation of BLTL property checkers for acceleration of statistical model checking.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2013
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2013
Fast simulation of Digital Spiking Silicon Neuron model employing reconfigurable dataflow computing.
Proceedings of the 2013 International Conference on Field-Programmable Technology, 2013
Proceedings of the 2013 International Conference on Field-Programmable Technology, 2013
Rectification of advanced microprocessors without changing routing on FPGAs (abstract only).
Proceedings of the 2013 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2013
2012
Population-based input function and image-derived input function for [<sup>11</sup>C](R)-rolipram PET imaging: Methodology, validation and application to the study of major depressive disorder.
NeuroImage, 2012
Quantification of metabotropic glutamate subtype 5 receptors in the brain by an equilibrium method using <sup>18</sup>F-SP203.
NeuroImage, 2012
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2012
J. Electron. Test., 2012
An efficient method to localize and correct bugs in high-level designs using counterexamples and potential dependence.
Proceedings of the 20th IEEE/IFIP International Conference on VLSI and System-on-Chip, 2012
Proceedings of the Progress in VLSI Design and Test - 16th International Symposium, 2012
Proceedings of the International Conference on Computer Graphics and Interactive Techniques, 2012
Proceedings of the 20th ACM Multimedia Conference, MM '12, Nara, Japan, October 29, 2012
Polynomial datapath synthesis and optimization based on vanishing polynomial over Z2<sup>m</sup> and algebraic techniques.
Proceedings of the Tenth ACM/IEEE International Conference on Formal Methods and Models for Codesign, 2012
Proceedings of the Thirteenth International Symposium on Quality Electronic Design, 2012
Proceedings of the 18th IEEE International On-Line Testing Symposium, 2012
Proceedings of the 30th International IEEE Conference on Computer Design, 2012
Post-silicon verification and debugging with control flow traces and patchable hardware.
Proceedings of the 2012 IEEE International High Level Design Validation and Test Workshop, 2012
Proceedings of the 2012 IEEE International High Level Design Validation and Test Workshop, 2012
Automatic rectification of design errors in complex processors with programmable hardware.
Proceedings of the 2012 International Conference on Field-Programmable Technology, 2012
Post-silicon debugging targeting electrical errors with patchable controllers (abstract only).
Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays, 2012
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
Proceedings of the 10th International Conference on Hardware/Software Codesign and System Synthesis, 2012
Error Model Free Automatic Design Error Correction of Complex Processors Using Formal Methods.
Proceedings of the 21st IEEE Asian Test Symposium, 2012
Proceedings of the 17th Asia and South Pacific Design Automation Conference, 2012
Proceedings of the 17th Asia and South Pacific Design Automation Conference, 2012
Post-silicon patching for verification/debugging with high-level models and programmable logic.
Proceedings of the 17th Asia and South Pacific Design Automation Conference, 2012
2011
Kinetic analysis in human brain of [<sup>11</sup>C](R)-rolipram, a positron emission tomographic radioligand to image phosphodiesterase 4: A retest study and use of an image-derived input function.
NeuroImage, 2011
Exact Minimum Factoring of Incompletely Specified Logic Functions via Quantified Boolean Satisfiability.
IPSJ Trans. Syst. LSI Des. Methodol., 2011
Data Flow Graph Partitioning Algorithms and Their Evaluations for Optimal Spatio-temporal Computation on a Coarse Grain Reconfigurable Architecture.
IPSJ Trans. Syst. LSI Des. Methodol., 2011
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2011
An Automatic Method of Mapping I/O Sequences of Chip Execution onto High-level Design for Post-Silicon Debugging.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2011
Proceedings of the IEEE 24th International SoC Conference, SOCC 2011, Taipei, Taiwan, 2011
Proceedings of the 9th IEEE/ACM International Conference on Formal Methods and Models for Codesign, 2011
Proceedings of the 12th International Symposium on Quality Electronic Design, 2011
Proceedings of the 12th International Symposium on Quality Electronic Design, 2011
Debugging and optimizing high performance superscalar out-of-order processors using formal verification techniques.
Proceedings of the 12th International Symposium on Quality Electronic Design, 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the Software and Data Technologies - 6th International Conference, 2011
Client-tier Validation of Dynamic Web Applications.
Proceedings of the ICSOFT 2011, 2011
Proceedings of the 6th International Workshop on Automation of Software Test, 2011
Formal verification guided automatic design error diagnosis and correction of complex processors.
Proceedings of the 2011 IEEE International High Level Design Validation and Test Workshop, 2011
Modular equivalence verification of polynomial datapaths with multiple word-length operands.
Proceedings of the 2011 IEEE International High Level Design Validation and Test Workshop, 2011
Interconnect-topology independent mapping algorithm for a Coarse Grained Reconfigurable Architecture.
Proceedings of the 2011 International Conference on Field-Programmable Technology, 2011
Proceedings of the 16th European Test Symposium, 2011
Proceedings of the 9th International Conference on Hardware/Software Codesign and System Synthesis, 2011
Synthesizing, Verifying, and Debugging SoC with FSM-Based Specification of On-Chip Communication Protocols.
Proceedings of the Automated Technology for Verification and Analysis, 2011
Proceedings of the 20th IEEE Asian Test Symposium, 2011
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011
Dataflow Graph Partitioning for Optimal Spatio-Temporal Computation on a Coarse Grain Reconfigurable Architecture.
Proceedings of the Reconfigurable Computing: Architectures, Tools and Applications, 2011
Proceedings of the 1st International Conference on Wireless Technologies for Humanitarian Relief, 2011
2010
Coverage Driven High-Level Test Generation Using a Polynomial Model of Sequential Circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010
Category: Methodology: Quantification and test-retest study of <sup>11</sup>C-(R)-rolipram, a PET tracer of the cAMP cascade, using an arterial input function and an image-derived input function.
NeuroImage, 2010
Image-derived input function for brain imaging using the high-resolution research tomograph.
NeuroImage, 2010
Comparison of [<sup>11</sup>C]-(R)-PK 11195 and [<sup>11</sup>C]PBR28, two radioligands for translocator protein (18 kDa) in human and monkey: Implications for positron emission tomographic imaging of this inflammation biomarker.
NeuroImage, 2010
J. Inf. Process., 2010
Custom Instruction Generation for Configurable Processors with Limited Numbers of Operands.
IPSJ Trans. Syst. LSI Des. Methodol., 2010
IPSJ Trans. Syst. LSI Des. Methodol., 2010
Proceedings of the 5th IEEE International Conference on Nano/Micro Engineered and Molecular Systems, 2010
Synthesis and formal verification of on-chip protocol transducers through decomposed specification.
Proceedings of the 11th International Symposium on Quality of Electronic Design (ISQED 2010), 2010
Generation of I/O sequences for a high-level design from those in post-silicon for efficient post-silicon debugging.
Proceedings of the 28th International Conference on Computer Design, 2010
Proceedings of the 2010 International Conference on Computer-Aided Design, 2010
Proceedings of the International Conference on Field-Programmable Technology, 2010
A debugging method for repairing post-silicon bugs of high performance processors in the fields.
Proceedings of the International Conference on Field-Programmable Technology, 2010
Aggressive overclocking support using a novel timing error recovery technique on FPGAs (abstract only).
Proceedings of the ACM/SIGDA 18th International Symposium on Field Programmable Gate Arrays, 2010
Towards minimizing execution delays on dynamically reconfigurable processors: a case study on REDEFINE.
Proceedings of the 2010 International Conference on Compilers, 2010
Guided gate-level ATPG for sequential circuits using a high-level test generation approach.
Proceedings of the 15th Asia South Pacific Design Automation Conference, 2010
Proceedings of the Reconfigurable Computing: Architectures, 2010
2009
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2009
IPSJ Trans. Syst. LSI Des. Methodol., 2009
Word-Level Equivalence Checking in Bit-Level Accuracy by Synthesizing Designs onto Identical Datapath.
IEICE Trans. Inf. Syst., 2009
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2009
IEICE Trans. Inf. Syst., 2009
IEEE Des. Test Comput., 2009
Intelligence Dynamics: a concept and preliminary experiments for open-ended learning agents.
Auton. Agents Multi Agent Syst., 2009
High-level optimization of integer multipliers over a finite bit-width with verification capabilities.
Proceedings of the 7th ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2009), 2009
Improving the accuracy of rule-based equivalence checking of system-level design descriptions by identifying potential internal equivalences.
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009
Proceedings of the 27th International Conference on Computer Design, 2009
Proceedings of the 2009 International Conference on Computer-Aided Design, 2009
Proceedings of the IEEE International High Level Design Validation and Test Workshop, 2009
09461 Abstracts Collection - Algorithms and Applications for Next Generation SAT Solvers.
Proceedings of the Algorithms and Applications for Next Generation SAT Solvers, 08.11., 2009
Proceedings of the 46th Design Automation Conference, 2009
Proceedings of the 46th Design Automation Conference, 2009
Proceedings of the Eighteentgh Asian Test Symposium, 2009
2008
Brain and whole-body imaging in nonhuman primates of [<sup>11</sup>C]PBR28, a promising PET radioligand for peripheral benzodiazepine receptors.
NeuroImage, 2008
Kinetic analysis in healthy humans of a novel positron emission tomography radioligand to image the peripheral benzodiazepine receptor, a potential biomarker for inflammation.
NeuroImage, 2008
Dependence Graph Based Verification and Synthesis of Hardware/Software Co-Designs with SAT Related Formulation.
J. Satisf. Boolean Model. Comput., 2008
Int. J. Robotics Res., 2008
Proceedings of the IEEE Symposium on Application Specific Processors, 2008
Proceedings of the 6th ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2008), 2008
Proceedings of the 6th ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2008), 2008
Motion control of a virtual humanoid that can perform real physical interactions with a human.
Proceedings of the 2008 IEEE/RSJ International Conference on Intelligent Robots and Systems, 2008
A HW/SW Co-Reuse Methodology Based on Design Refinement Templates in UML Diagrams.
Proceedings of the ICSOFT 2008, 2008
Adaptive grasping by multi fingered hand with tactile sensor based on robust force and position control.
Proceedings of the 2008 IEEE International Conference on Robotics and Automation, 2008
Proceedings of the IEEE International High Level Design Validation and Test Workshop, 2008
Performance-Constrained Different Cell Count Minimization for Continuously-Sized Circuits.
Proceedings of the Design, Automation and Test in Europe, 2008
Proceedings of the Advances in Computer Science and Engineering, 2008
An Interactive Verification and Debugging Environment by Concrete/Symbolic Simulations for System-Level Designs.
Proceedings of the 17th IEEE Asian Test Symposium, 2008
Proceedings of the 17th IEEE Asian Test Symposium, 2008
The Morgan Kaufmann series in systems on silicon, Morgan Kaufmann, ISBN: 978-0-12-370616-4, 2008
2007
Corrigendum to "Quantification of brain phosphodiesterase 4 in rat with (R)-[<sup>11</sup>C]rolipram-PET" [NeuroImage 26 (2005) 1201-1210].
NeuroImage, 2007
Hardware/Software Co-design and Verification Methodology from System Level Based on System Dependence Graph.
J. Univers. Comput. Sci., 2007
Multiscale simulation method for self-organization of nanoparticles in dense suspension.
J. Comput. Phys., 2007
Proceedings of the IEEE International Conference on Microelectronic Systems Education, 2007
Lateral State Prediction for Automated Steering using Reliability-Weighted Measurements from Multiple Sensors.
Proceedings of the IEEE Intelligent Transportation Systems Conference, 2007
Proceedings of the Embedded System Design: Topics, Techniques and Trends, IFIP TC10 Working Conference: International Embedded Systems Symposium (IESS), May 30, 2007
A novel formal approach to generate high-level test vectors without ILP and SAT solvers.
Proceedings of the IEEE International High Level Design Validation and Test Workshop, 2007
Proceedings of the Fifth International Conference on Creating, 2007
Using Counterexample Analysis to Minimize the Number of Predicates for Predicate Abstraction.
Proceedings of the Automated Technology for Verification and Analysis, 2007
Automatic Merge-Point Detection for Sequential Equivalence Checking of System-Level and RTL Descriptions.
Proceedings of the Automated Technology for Verification and Analysis, 2007
Proceedings of the 12th Conference on Asia South Pacific Design Automation, 2007
2006
Int. J. Parallel Program., 2006
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2006
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2006
Synchronization Mechanism for Timed/Untimed Mixed-Signal System Level Design Environment.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2006
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006
Proceedings of the 4th ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2006), 2006
Equivalence Checking of C Programs by Locally Performing Symbolic Simulation on Dependence Graphs.
Proceedings of the 7th International Symposium on Quality of Electronic Design (ISQED 2006), 2006
An optimization of bus interconnects pitch for low-power and reliable bus encoding scheme.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Equivalence Checking with Rule-Based Equivalence Propagation and High-Level Synthesis.
Proceedings of the Eleventh Annual IEEE International High-Level Design Validation and Test Workshop 2006, 2006
Proceedings of the 2006 IEEE International Conference on Field Programmable Technology, 2006
System LSI distributed collaborative design environment for both designers and CAD developers/engineers.
Proceedings of the Fourth International Conference on Creating, 2006
Object-oriented analysis and specification for HW/SW co-design with UML diagrams.
Proceedings of the IASTED International Conference on Advances in Computer Science and Technology, 2006
2005
IEEE Trans. Robotics, 2005
Equivalence checking between behavioral and RTL descriptions with virtual controllers and datapaths.
ACM Trans. Design Autom. Electr. Syst., 2005
Quantification of brain phosphodiesterase 4 in rat with (R)-[<sup>11</sup>C]Rolipram-PET.
NeuroImage, 2005
An Equivalence Checking Method for C Descriptions Based on Symbolic Simulation with Textual Differences.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005
Low Power and Fault Tolerant Encoding Methods for On-Chip Data Transfer in Practical Applications.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005
Slicing-based Hardware/Software Co-design Methodology From Functional Specifications.
Proceedings of the First IPM International Workshop on Foundations of Software Engineering, 2005
Extended abstract: a formal design approach from software oriented UML descriptions to hardware oriented RTL.
Proceedings of the 3rd ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2005), 2005
Object-oriented analysis and design of hardware/software co-designs with dependence analysis for design reuse.
Proceedings of the 2005 IEEE International Conference on Information Reuse and Integration, 2005
Proceedings of the IJCAI-05, Proceedings of the Nineteenth International Joint Conference on Artificial Intelligence, Edinburgh, Scotland, UK, July 30, 2005
Proceedings of the 2005 IEEE International Conference on Robotics and Automation, 2005
Proceedings of the 5th IEEE-RAS International Conference on Humanoid Robots, 2005
System level design language extensions for timed/untimed digital-analog combined system design.
Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, 2005
Pipeline Scheduling for Array Based Reconfigurable Architectures Considering Interconnect Delays.
Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology, 2005
Proceedings of the Forum on specification and Design Languages, 2005
Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Symposium on Graphics Hardware 2005, 2005
Behavior-RTL Equivalence Checking Based on Data Transfer Analysis with Virtual Controllers and Datapaths.
Proceedings of the Correct Hardware Design and Verification Methods, 2005
2004
Proceedings of the 17th International Conference on VLSI Design (VLSI Design 2004), 2004
Proceedings of the 17th International Conference on VLSI Design (VLSI Design 2004), 2004
Proceedings of the Entertainment Computing, 2004
Behavior selection and motion modulation in emotionally grounded architecture for QRIO SDR-4XII.
Proceedings of the 2004 IEEE/RSJ International Conference on Intelligent Robots and Systems, Sendai, Japan, September 28, 2004
Proceedings of the 2004 IEEE/RSJ International Conference on Intelligent Robots and Systems, Sendai, Japan, September 28, 2004
Proceedings of the 2004 IEEE International Conference on Robotics and Automation, 2004
Learning behavior selection through interaction based on emotionally grounded symbol concept.
Proceedings of the 4th IEEE/RAS International Conference on Humanoid Robots, 2004
Proceedings of the Ninth IEEE International High-Level Design Validation and Test Workshop 2004, 2004
Proceedings of the 2004 International Conference on Computer Graphic, 2004
2003
Robotics Auton. Syst., 2003
Verification of Synchronization in SpecC Description with the Use of Difference Decision Diagrams.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2003
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2003
Proceedings of the IEEE Virtual Reality Conference 2003 (VR 2003), 2003
Proceedings of the 2003 International Conference on Microelectronics Systems Education, 2003
Proceedings of the 1st ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2003), 2003
Proceedings of the Robotics Research, The Eleventh International Symposium, 2003
Proceedings of the 2003 IEEE/RSJ International Conference on Intelligent Robots and Systems, Las Vegas, Nevada, USA, October 27, 2003
Proceedings of the 2003 IEEE International Conference on Robotics and Automation, 2003
Field Modifiable Architecture with FPGAs and its Design/Verification/Debugging Methodologies.
Proceedings of the 36th Hawaii International Conference on System Sciences (HICSS-36 2003), 2003
Proceedings of the 2003 International Conference on Dependable Systems and Networks (DSN 2003), 2003
Proceedings of the 40th Design Automation Conference, 2003
Logic optimization for asynchronous speed independent controllers using transduction method.
Proceedings of the 2003 Asia and South Pacific Design Automation Conference, 2003
Irredundant address bus encoding techniques based on adaptive codebooks for low power.
Proceedings of the 2003 Asia and South Pacific Design Automation Conference, 2003
Event-driven observability enhanced coverage analysis of C programs for functional validation.
Proceedings of the 2003 Asia and South Pacific Design Automation Conference, 2003
2002
Formal Methods Syst. Des., 2002
Proceedings of the 7th Asia and South Pacific Design Automation Conference (ASP-DAC 2002), 2002
Proceedings of the RoboCup 2002: Robot Soccer World Cup VI, 2002
Proceedings of the 9th Pacific Rim International Symposium on Dependable Computing (PRDC 2002), 2002
Logic Optimization for Asynchronous SI Controllers using Transduction Method.
Proceedings of the 11th IEEE/ACM International Workshop on Logic & Synthesis, 2002
Field Modifiable Architecture and its Design Methodology: System Design Without Logic Synthesis.
Proceedings of the 11th IEEE/ACM International Workshop on Logic & Synthesis, 2002
Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop 2002, 2002
Proceedings of the 2002 IEEE International Conference on Field-Programmable Technology, 2002
Proceedings of the 2002 IEEE International Conference on Field-Programmable Technology, 2002
Verification of Event-Based Synchronization of SpecC Description Using Difference Decision Diagrams.
Proceedings of the Formal Techniques for Networked and Distributed Systems, 2002
Proceedings of the 23rd Annual Conference of the European Association for Computer Graphics, 2002
2001
Automatic test pattern generation for functional register-transferlevel circuits using assignment decision diagrams.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2001
A Note on Complexity of OBDD Composition and Efficiency of Partitioned-OBDDs over OBDDs.
IEEE Trans. Computers, 2001
Proceedings of the 9th Pacific Conference on Computer Graphics and Applications, 2001
Proceedings of the 14th International Symposium on Systems Synthesis, 2001
Proceedings of the 14th International Symposium on Systems Synthesis, 2001
Proceedings of the IEEE/RSJ International Conference on Intelligent Robots and Systems, 2001
Proceedings of the 2001 IEEE International Conference on Robotics and Automation, 2001
Architecture and preliminary experimental results for emotionally grounded symbol acquisition.
Proceedings of the Fifth International Conference on Autonomous Agents, 2001
2000
AI Mag., 2000
Proceedings of the 18th IEEE VLSI Test Symposium (VTS 2000), 30 April, 2000
Proceedings of the 13th International Conference on VLSI Design (VLSI Design 2000), 2000
Proceedings of the RoboCup 2000: Robot Soccer World Cup IV, 2000
Proceedings of the Experimental Robotics VII [ISER 2000, 2000
Proceedings of the IEEE/RSJ International Conference on Intelligent Robots and Systems, 2000
Proceedings of the 2000 IEEE International Conference on Robotics and Automation, 2000
Proceedings of the 2000 IEEE International Conference on Robotics and Automation, 2000
Proceedings of the Evolvable Systems: From Biology to Hardware, 2000
Proceedings of the 37th Conference on Design Automation, 2000
Automatic test pattern generation for functional RTL circuits using assignment decision diagrams.
Proceedings of the 37th Conference on Design Automation, 2000
Proceedings of ASP-DAC 2000, 2000
1999
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1999
A Retargetable Compilation Methodology for Embedded Digital Signal Processors Using a Machine-Dependent Code Optimization Library.
Des. Autom. Embed. Syst., 1999
Proceedings of the 17th IEEE VLSI Test Symposium (VTS '99), 1999
Proceedings of the 12th International Conference on VLSI Design (VLSI Design 1999), 1999
Proceedings of the RoboCup-99: Robot Soccer World Cup III, 1999
Proceedings of the Proceedings 1999 IEEE/RSJ International Conference on Intelligent Robots and Systems. Human and Environment Friendly Robots with High Intelligence and Emotional Quotients, 1999
Speeding Up Look-up-Table Driven Logic Simulation.
Proceedings of the VLSI: Systems on a Chip, 1999
Proceedings of the 1999 Design, 1999
Proceedings of the 36th Conference on Design Automation, 1999
Proceedings of the 36th Conference on Design Automation, 1999
Development of an optimizing compiler for a Fujitsu fixed-point digital signal processor.
Proceedings of the Seventh International Workshop on Hardware/Software Codesign, 1999
Proceedings of the Correct Hardware Design and Verification Methods, 1999
Proceedings of the Computer Aided Verification, 11th International Conference, 1999
1998
ATM switch design by high-level modeling, formal verification and high-level synthesis.
ACM Trans. Design Autom. Electr. Syst., 1998
Auton. Robots, 1998
Integration of High-Level Modeling, Formal Verification, and High-Level Synthesis in ATM Switch Design.
Proceedings of the 11th International Conference on VLSI Design (VLSI Design 1991), 1998
Proceedings of the RoboCup-98: Robot Soccer World Cup II, 1998
Proceedings of the Proceedings IEEE International Test Conference 1998, 1998
Proceedings of the Proceedings 1998 IEEE/RSJ International Conference on Intelligent Robots and Systems. Innovations in Theory, 1998
Proceedings of the IEEE International Conference on Robotics and Automation, 1998
Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design, 1998
Two Real Formal Verification Experiences: ATM Switch Chip and Parallel Cache Protocol.
Proceedings of the Applied Formal Methods, 1998
Proceedings of the 35th Conference on Design Automation, 1998
Proceedings of the ASP-DAC '98, 1998
Proceedings of the Second International Conference on Autonomous Agents, 1998
Proceedings of the Second International Conference on Autonomous Agents, 1998
1997
IEEE Trans. Very Large Scale Integr. Syst., 1997
Multi-Terminal Binary Decision Diagrams: An Efficient Data Structure for Matrix Representation.
Formal Methods Syst. Des., 1997
Formal Methods Syst. Des., 1997
Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping.
Formal Methods Syst. Des., 1997
Des. Autom. Embed. Syst., 1997
Proceedings of the 10th International Conference on VLSI Design (VLSI Design 1997), 1997
Proceedings of the 10th International Conference on VLSI Design (VLSI Design 1997), 1997
Proceedings of the RoboCup-97: Robot Soccer World Cup I, 1997
Proceedings of the 1997 IEEE/RSJ International Conference on Intelligent Robot and Systems. Innovative Robotics for Real-World Applications. IROS '97, 1997
Proceedings of the Proceedings 1997 International Conference on Computer Design: VLSI in Computers & Processors, 1997
Proceedings of the Proceedings 1997 International Conference on Computer Design: VLSI in Computers & Processors, 1997
Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, 1997
Proceedings of the Algebraic Methodology and Software Technology, 1997
Proceedings of the First International Conference on Autonomous Agents, 1997
1996
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1996
J. Robotics Mechatronics, 1996
Proceedings of the 9th International Conference on VLSI Design (VLSI Design 1996), 1996
Proceedings of the 9th International Conference on VLSI Design (VLSI Design 1996), 1996
Partitioned ROBDDs - a compact, canonical and efficiently manipulable representation for Boolean functions.
Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, 1996
Proceedings of the Formal Methods in Computer-Aided Design, First International Conference, 1996
Proceedings of the 33st Conference on Design Automation, 1996
Proceedings of the Computer Aided Verification, 8th International Conference, 1996
1995
Proceedings of the 8th International Symposium on System Synthesis (ISSS 1995), 1995
Proceedings of the 1995 International Conference on Computer Design (ICCD '95), 1995
Proceedings of the 1995 International Conference on Computer Design (ICCD '95), 1995
Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design, 1995
Proceedings of the 1995 European Design and Test Conference, 1995
Proceedings of the 32st Conference on Design Automation, 1995
1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
Proceedings of the Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, 1994
Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design, 1994
Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design, 1994
Proceedings of the EDAC - The European Conference on Design Automation, ETC - European Test Conference, EUROASIC - The European Event in ASIC Design, Proceedings, February 28, 1994
1993
Variable ordering algorithms for ordered binary decision diagrams and their evaluation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1993
Proceedings of the 1993 IEEE International Conference on Robotics and Automation, 1993
Proceedings of the Proceedings 1993 International Conference on Computer Design: VLSI in Computers & Processors, 1993
Proceedings of the 1993 IEEE/ACM International Conference on Computer-Aided Design, 1993
1992
Force control without force sensor based on mixed sensitivity H <sup>∞</sup> design method.
Proceedings of the 1992 IEEE International Conference on Robotics and Automation, 1992
Proceedings of the Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computer & Processors, 1992
Proceedings of the 1992 IEEE/ACM International Conference on Computer-Aided Design, 1992
Proceedings of the Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, Second International Workshop on Field-Programmable Logic and Applications, Vienna, Austria, August 31, 1992
Proceedings of the 29th Design Automation Conference, 1992
1991
Proceedings of the Fifth International Parallel Processing Symposium, Proceedings, Anaheim, California, USA, April 30, 1991
Proceedings of the Proceedings 1991 IEEE International Conference on Computer Design: VLSI in Computer & Processors, 1991
Proceedings of the 1991 IEEE/ACM International Conference on Computer-Aided Design, 1991
Multi-Level Logic Minimization Based on Minimal Support and its Application to the Minimization of Look-Up Table Type FPGAs.
Proceedings of the 1991 IEEE/ACM International Conference on Computer-Aided Design, 1991
On variable ordering of binary decision diagrams for the application of multi-level logic synthesis.
Proceedings of the conference on European design automation, 1991
Proceedings of the 28th Design Automation Conference, 1991
1990
Microprocess. Microsystems, 1990
Boolean technology mapping for both ECI and CMOS circuits based on permissible functions and binary decision diagrams.
Proceedings of the 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1990
Proceedings of the 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1990
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1990
Automatic and Semi-Automatic Verification of Switch-Level Circuits with Temporal Logic and Binary Decision Diagrams.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1990
Proceedings of the 27th ACM/IEEE Design Automation Conference. Orlando, 1990
A Data Path Verifier for Register Transfer Level Using Temporal Logic Language Tokio.
Proceedings of the Computer Aided Verification, 2nd International Workshop, 1990
Proceedings of the Application Specific Array Processors, 1990
1989
Proceedings of the Logic Programming '89, 1989
Proceedings of the 1989 IEEE International Conference on Computer-Aided Design, 1989
1988
Evaluation and improvement of Boolean comparison method based on binary decision diagrams.
Proceedings of the 1988 IEEE International Conference on Computer-Aided Design, 1988
1986
Tokio: Logic Programming Language Based on Temporal Logic and its Compilation to Prolog.
Proceedings of the Third International Conference on Logic Programming, 1986
1985
Proceedings of the Logic Programming '85, 1985
Using the Temporal Logic Programming Language Tokio for Algorithm Description and Automatic CMOS Gate Array Synthesis.
Proceedings of the Logic Programming '85, 1985
Proceedings of the Logic Programming '85, 1985
1984
Specifying Hardware in temporal Logic & Efficient Synthesis of State-Diagrams Using Prolog.
Proceedings of the International Conference on Fifth Generation Computer Systems, 1984
1983
New Gener. Comput., 1983