Martin Rapp
Orcid: 0000-0002-5989-2950
According to our database1,
Martin Rapp
authored at least 36 papers
between 2018 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
NPU-Accelerated Imitation Learning for Thermal Optimization of QoS-Constrained Heterogeneous Multi-Cores.
ACM Trans. Design Autom. Electr. Syst., January, 2024
Proceedings of the 37th IEEE International System-on-Chip Conference, 2024
2023
IEEE Embed. Syst. Lett., December, 2023
CoCoFL: Communication- and Computation-Aware Federated Learning via Partial NN Freezing and Quantization.
Trans. Mach. Learn. Res., 2023
ACM Comput. Surv., 2023
Proceedings of the International Conference on Machine Learning, 2023
Proceedings of the 14th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 12th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, 2023
Extended Abstract: Monitoring-based Thermal Management for Mixed-Criticality Systems.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
Machine Learning-based Thermally-Safe Cache Contention Mitigation in Clustered Manycores.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023
2022
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
CoMeT: An Integrated Interval Thermal Simulation Toolchain for 2D, 2.5D, and 3D Processor-Memory Systems.
ACM Trans. Archit. Code Optim., 2022
An FPGA-based Approach to Evaluate Thermal and Resource Management Strategies of Many-core Processors.
ACM Trans. Archit. Code Optim., 2022
CoCo-FL: Communication- and Computation-Aware Federated Learning via Partial NN Freezing and Quantization.
CoRR, 2022
Thermal- and Cache-Aware Resource Management based on ML- Driven Cache Contention Prediction.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
NPU-Accelerated Imitation Learning for Thermal- and QoS-Aware Optimization of Heterogeneous Multi-Cores.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
Proceedings of the Thirty-Sixth AAAI Conference on Artificial Intelligence, 2022
2021
IEEE Trans. Computers, 2021
IEEE Trans. Computers, 2021
Minimizing Excess Timing Guard Banding Under Transistor Self-Heating Through Biasing at Zero-Temperature Coefficient.
IEEE Access, 2021
On the Effectiveness of Quantization and Pruning on the Performance of FPGAs-based NN Temperature Estimation.
Proceedings of the 3rd ACM/IEEE Workshop on Machine Learning for CAD, 2021
Long Short-Term Memory Neural Network-based Power Forecasting of Multi-Core Processors.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
SmartBoost: Lightweight ML-Driven Boosting for Thermally-Constrained Many-Core Processors.
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021
Proceedings of the A Journey of Embedded and Cyber-Physical Systems, 2021
2020
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
IEEE Trans. Computers, 2020
Towards NN-based Online Estimation of the Full-Chip Temperature and the Rate of Temperature Change.
Proceedings of the MLCAD '20: 2020 ACM/IEEE Workshop on Machine Learning for CAD, 2020
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
2019
Proceedings of the 2019 IEEE/ACM International Symposium on Low Power Electronics and Design, 2019
The Impact of Emerging Technologies on Architectures and System-level Management: Invited Paper.
Proceedings of the International Conference on Computer-Aided Design, 2019
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
Proceedings of the 56th Annual Design Automation Conference 2019, 2019
2018
Pareto-Optimal Power- and Cache-Aware Task Mapping for Many-Cores with Distributed Shared Last-Level Cache.
Proceedings of the International Symposium on Low Power Electronics and Design, 2018