Mark Vesterbacka

Affiliations:
  • Linköping University, Sweden


According to our database1, Mark Vesterbacka authored at least 42 papers between 1994 and 2018.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2018
Ring Counters as Phase Accumulator in VCO-Based ADCs.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018

2017
Mitigation of Sampling Errors in VCO-Based ADCs.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017

An RNS based modular multiplier with reduced complexity.
Proceedings of the IEEE Nordic Circuits and Systems Conference, 2017

2016
Design of a VCO-based ADC in 28 nm CMOS.
Proceedings of the IEEE Nordic Circuits and Systems Conference, 2016

Linearization of VCO-based ADCs using asynchronous sigma-delta modulation.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016

Mixed-Signal Design Using Digital CAD.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2016

VCO-based ADCs for IoT applications.
Proceedings of the International Symposium on Integrated Circuits, 2016

2015
A NAND gate based standard cell VCO for use in synthesizable ADCs.
Proceedings of the Nordic Circuits and Systems Conference, 2015

A fully synthesized all-digital VCO-based analog-to-digital converter.
Proceedings of the Nordic Circuits and Systems Conference, 2015

Linearization of synthesizable VCO-based ADCs using delta modulation.
Proceedings of the European Conference on Circuit Theory and Design, 2015

Power-efficient time-to-digital converter for all-digital frequency locked loops.
Proceedings of the European Conference on Circuit Theory and Design, 2015

2014
Time-Mode Analog-to-Digital Conversion Using Standard Cells.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014

A Vernier Time-to-Digital Converter With Delay Latch Chain Architecture.
IEEE Trans. Circuits Syst. II Express Briefs, 2014

A modified switching scheme for multiplexer based thermometer-to-binary encoders.
Proceedings of the 2014 NORCHIP, Tampere, Finland, October 27-28, 2014, 2014

2012
Performance analysis of radix-4 adders.
Integr., 2012

2011
Frequency control schemes for single-ended ring oscillators.
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011

2010
Reduction of Substrate Noise in Sub Clock Frequency Range.
IEEE Trans. Circuits Syst. I Regul. Pap., 2010

Calibration of high-resolution flash ADCS based on histogram test methods.
Proceedings of the 17th IEEE International Conference on Electronics, 2010

2007
Thermometer-to-binary decoders for flash analog-to-digital converters.
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007

Reduction of simultaneous switching noise in analog signal band.
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007

2006
Digit-serial/parallel multipliers with improved throughput and latency.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Effect of Simultaneous Switching Noise on an Analog Filter.
Proceedings of the 13th IEEE International Conference on Electronics, 2006

2005
Modeling of glitches due to rise/fall asymmetry in current-steering digital-to-analog converters.
IEEE Trans. Circuits Syst. I Regul. Pap., 2005

Glitch reduction in digit-serial recursive filters using retiming.
Proceedings of the 12th IEEE International Conference on Electronics, 2005

6 bit 1 GHz CMOS silicon-on-insulator flash analog-to-digital converter for read channel applications.
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005

A yield-enhancement strategy for binary-weighted DACs.
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005

2004
Design of a Comparator in CMOS SOI.
Proceedings of the 4th IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'04), 2004

A Parameterized Cell-Based Design Approach for Digital-to-Analog Converters.
Proceedings of the 4th IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'04), 2004

A study of digital decoders in flash analog-to-digital converters.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

A high-speed low-latency digit-serial hybrid adder.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

A method for increasing the throughput of fixed coefficient digit-serial/parallel multipliers.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

2002
A polynomial-based division algorithm.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

A differential DAC architecture with variable common-mode level.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

2001
Design of encoders for linear-coded D/A converters.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

2000
Dynamic element matching in D/A converters with restricted scrambling.
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000

A static CMOS master-slave flip-flop experiment.
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000

Glitch minimization and dynamic element matching in D/A converters.
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000

1999
A robust differential scan flip-flop.
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999

1996
Sign-extension and quantization in bit-serial digital filters.
Proceedings of Third International Conference on Electronics, Circuits, and Systems, 1996

Implementation of static DSP algorithms using multiplexed PE: s.
Proceedings of Third International Conference on Electronics, Circuits, and Systems, 1996

1994
Implementation of Fast Bit-Serial Lattice Wave Digital Filters.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994

A Bit-Serial CMOS Digital IF-Filter for Mobile Radio Using an On-Chip Clock.
Proceedings of the Mobile Communications: Advanced Systems and Components, 1994


  Loading...