Marcos Sánchez-Élez Martín
Orcid: 0000-0003-1212-3158Affiliations:
- Universidad Complutense of Madrid, Spain
According to our database1,
Marcos Sánchez-Élez Martín
authored at least 23 papers
between 2001 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2005
2010
2015
2020
0
1
2
3
4
5
1
1
1
1
1
1
2
1
1
1
1
1
1
2
1
1
2
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
2023
Rev. Iberoam. de Tecnol. del Aprendiz., February, 2023
2017
DSPONE48: A methodology for automatically synthesize HDL focus on the reuse of DSP slices.
J. Parallel Distributed Comput., 2017
2016
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016
2014
Rev. Iberoam. de Tecnol. del Aprendiz., 2014
2013
CoRR, 2013
2009
A framework for low energy data management in reconfigurable multi-context architectures.
J. Syst. Archit., 2009
J. Circuits Syst. Comput., 2009
Implementation of an Automated ECG-based Diagnosis Algorithm for a Wireless Body Sensor Plataform.
Proceedings of the BIODEVICES 2009, 2009
2008
Scheduling methodology for conditional execution of kernels onto multicontext reconfigurable architectures.
IET Comput. Digit. Tech., 2008
OS-Based Sensor Node Platform and Energy Estimation Model for Health-Care Wireless Sensor Networks.
Proceedings of the Design, Automation and Test in Europe, 2008
2007
Configuration and Data Scheduling for Executing Dynamic Applications onto Multi-Context Reconfigurable Architectures.
Proceedings of the 2007 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2007
2006
Configuration Scheduling for Conditional Branch Execution Onto Multi-Context Reconfigurable Architectures.
Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), 2006
Design and implementation of a rendering algorithm in a SIMD reconfigurable architecture (MorphoSys).
Proceedings of the Conference on Design, Automation and Test in Europe: Designers' Forum, 2006
2005
Low Power Data Prefetch for 3D Image Applications on Coarse-Grain Reconfigurable Architectures.
Proceedings of the 19th International Parallel and Distributed Processing Symposium (IPDPS 2005), 2005
2004
Efficient mapping of hierarchical trees on coarse-grain reconfigurable architectures.
Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2004
2003
Algorithm optimizations and mapping scheme for interactive ray tracing on a reconfigurable architecture.
Comput. Graph., 2003
Low Energy Data Management for Different On-Chip Memory Levels in Multi-Context Reconfigurable Architectures.
Proceedings of the 2003 Design, 2003
Proceedings of the 2003 Asia and South Pacific Design Automation Conference, 2003
Proceedings of the Embedded Software for SoC, 2003
2002
Proceedings of the 14th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2002), 2002
Proceedings of the 2002 Design, 2002
2001
Proceedings of the 14th International Symposium on Systems Synthesis, 2001