Marco Mattavelli
Orcid: 0000-0002-7742-0332
According to our database1,
Marco Mattavelli
authored at least 186 papers
between 1994 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Efficient Neural Clustering and Compression of Strings Through Approximate Euclidean Embeddings of the Levenshtein Distance.
Proceedings of the Data Compression Conference, 2024
2023
Design Space Exploration for Partitioning Dataflow Program on CPU-GPU Heterogeneous System.
J. Signal Process. Syst., October, 2023
An Implantable Wireless System for Remote Hemodynamic Monitoring of Heart Failure Patients.
IEEE Trans. Biomed. Circuits Syst., August, 2023
Proceedings of the IEEE International Conference on Metaverse Computing, 2023
Proceedings of the 2023 ACM Conference on Information Technology for Social Good, 2023
FM-Directories: Extending the Burrows-Wheeler Transform for String Labeled Vertex Graphs of (Almost) Arbitrary Topology.
Proceedings of the Data Compression Conference, 2023
2022
An Energy-Efficient Bridge-to-Digital Converter for Implantable Pressure Monitoring Systems.
IEEE Trans. Biomed. Circuits Syst., 2022
A Capacitively-Coupled Chopper Instrumentation Amplifier for Implantable Bridge Sensor Systems.
Proceedings of the 20th IEEE Interregional NEWCAS Conference, 2022
Proceedings of the GoodIT 2022: ACM International Conference on Information Technology for Social Good, Limassol, Cyprus, September 7, 2022
Proceedings of the Data Compression Conference, 2022
Proceedings of the Data Compression Conference, 2022
An Implantable Inductive Sensor for Direct and Continuous Monitoring of the Pulmonary Artery Cross-Sectional Area.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2022
2021
An Introduction to MPEG-G: The First Open ISO/IEC Standard for the Compression and Exchange of Genomic Sequencing Data.
Proc. IEEE, 2021
Methodologies for Synthesizing and Analyzing Dynamic Dataflow Programs in Heterogeneous Systems for Edge Computing.
IEEE Open J. Circuits Syst., 2021
Proceedings of the 14th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2021
Proceedings of the 14th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2021
Networks of Ethereum Non-Fungible Tokens: A graph-based analysis of the ERC-721 ecosystem.
Proceedings of the 2021 IEEE International Conference on Blockchain, 2021
A 0.4 nJ Excitation Energy Bridge-to-Digital Converter for Implantable Pulmonary Artery Pressure Monitoring.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, BioCAS 2021, 2021
Proceedings of the 55th Asilomar Conference on Signals, Systems, and Computers, 2021
2020
J. Signal Process. Syst., 2020
Fully Soft-Switched High Step-Up Nonisolated Three-Port DC-DC Converter Using GaN HEMTs.
IEEE Trans. Ind. Electron., 2020
Toward a Dynamic Threshold for Quality Score Distortion in Reference-Based Alignment.
J. Comput. Biol., 2020
Proceedings of the IEEE Workshop on Signal Processing Systems, 2020
Proceedings of the 2020 IEEE Sensors, Rotterdam, The Netherlands, October 25-28, 2020, 2020
2019
Proceedings of the 15th Conference on Ph.D. Research in Microelectronics and Electronics, 2019
Composite Data Types in Dynamic Dataflow Languages as Copyless Memory Sharing Mechanism.
Proceedings of the Computational Science - ICCS 2019, 2019
Proceedings of the IEEE International Conference on Acoustics, 2019
Proceedings of the IEEE International Instrumentation and Measurement Technology Conference, 2019
2018
High-Precision Performance Estimation for the Design Space Exploration of Dynamic Dataflow Programs.
IEEE Trans. Multi Scale Comput. Syst., 2018
IEEE Trans. Multi Scale Comput. Syst., 2018
Proceedings of the 2018 IEEE International Workshop on Signal Processing Systems, 2018
Proceedings of the 2018 IEEE International Workshop on Signal Processing Systems, 2018
Proceedings of the 2018 IEEE SENSORS, New Delhi, India, October 28-31, 2018, 2018
Lossy Compression of Quality Scores in Differential Gene Expression: A First Assessment and Impact Analysis.
Proceedings of the 2018 Data Compression Conference, 2018
2017
On the Development and Optimization of HEVC Video Decoders Using High-Level Dataflow Modeling.
J. Signal Process. Syst., 2017
Clock-Gating of Streaming Applications for Energy Efficient Implementations on FPGAs.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2017
Proceedings of the 2017 IEEE International Workshop on Signal Processing Systems, 2017
Proceedings of the 2017 IEEE International Conference on Acoustics, 2017
Buffer dimensioning for throughput improvement of dynamic dataflow signal processing applications on multi-core platforms.
Proceedings of the 25th European Signal Processing Conference, 2017
Differential Gene Expression with Lossy Compression of Quality Scores in RNA-Seq Data.
Proceedings of the 2017 Data Compression Conference, 2017
Proceedings of the 51st Asilomar Conference on Signals, Systems, and Computers, 2017
Execution trace graph based interface synthesis of signal processing dataflow programs for heterogeneous MPSoCs.
Proceedings of the 51st Asilomar Conference on Signals, Systems, and Computers, 2017
2016
J. Signal Process. Syst., 2016
Dataflow Programs Analysis and Optimization Using Model Predictive Control Techniques - Two Examples of Bounded Buffer Scheduling: Deadlock Avoidance and Deadlock Recovery Strategies.
J. Signal Process. Syst., 2016
Performance Estimation Based Multicriteria Partitioning Approach for Dynamic Dataflow Programs.
J. Electr. Comput. Eng., 2016
Proceedings of the International Conference on Embedded Computer Systems: Architectures, 2016
Proceedings of the 26th International Workshop on Power and Timing Modeling, 2016
Design Space Exploration Problem Formulation for Dataflow Programs on Heterogeneous Architectures.
Proceedings of the 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2016
Proceedings of the 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2016
Proceedings of the 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2016
Proceedings of the International Conference on Computational Science 2016, 2016
Proceedings of the International Conference on Computational Science 2016, 2016
Proceedings of the 2016 Data Compression Conference, 2016
Proceedings of the 50th Asilomar Conference on Signals, Systems and Computers, 2016
Proceedings of the 50th Asilomar Conference on Signals, Systems and Computers, 2016
2015
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2015
A Methodology for Profiling and Partitioning Stream Programs on Many-core Architectures.
Proceedings of the International Conference on Computational Science, 2015
Proceedings of the International Conference on Computational Science, 2015
2014
High-level dataflow design of signal processing systems for reconfigurable and multicore heterogeneous platforms.
J. Real Time Image Process., 2014
Dataflow programs analysis and optimization using model predictive control techniques: An example of bounded buffer scheduling.
Proceedings of the 2014 IEEE Workshop on Signal Processing Systems, 2014
Automated design flow for coarse-grained reconfigurable platforms: An RVC-CAL multi-standard decoder use-case.
Proceedings of the XIVth International Conference on Embedded Computer Systems: Architectures, 2014
Proceedings of the XIVth International Conference on Embedded Computer Systems: Architectures, 2014
Exploring MPEG HEVC decoder parallelism for the efficient porting onto many-core platforms.
Proceedings of the 2014 IEEE International Conference on Image Processing, 2014
Proceedings of the IEEE International Conference on Acoustics, 2014
TURNUS: An open-source design space exploration framework for dynamic stream programs.
Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing, 2014
Execution trace graph analysis of dataflow programs: Bounded buffer scheduling and deadlock recovery using model predictive control.
Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing, 2014
Development and optimization of high level dataflow programs: The HEVC decoder design case.
Proceedings of the 48th Asilomar Conference on Signals, Systems and Computers, 2014
2013
Proceedings of the Handbook of Signal Processing Systems, 2013
Signal Process. Image Commun., 2013
Partitioning and optimization of high level stream applications for multi clock domain architectures.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2013
Proceedings of the Fourth International Workshop on Quality of Multimedia Experience, 2013
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
Design space exploration of high level stream programs on parallel architectures: A focus on the buffer size minimization and optimization problem.
Proceedings of the 8th International Symposium on Image and Signal Processing and Analysis, 2013
Proceedings of the 8th International Symposium on Image and Signal Processing and Analysis, 2013
Proceedings of the IEEE International Conference on Image Processing, 2013
Static and quasi-static compositions of stream processing applications from dynamic dataflow programs.
Proceedings of the IEEE International Conference on Acoustics, 2013
Dataflow program analysis and refactoring techniques for design space exploration: MPEG-4 AVC/H.264 decoder implementation case study.
Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing, 2013
Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing, 2013
Design space exploration and implementation of RVC-CAL applications using the TURNUS framework.
Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing, 2013
Turnus: A unified dataflow design space exploration framework for heterogeneous parallel systems.
Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing, 2013
Proceedings of the Fifth International Conference on Computational Intelligence, 2013
Proceedings of the 2013 Asilomar Conference on Signals, 2013
Multi-clock domain optimization for reconfigurable architectures in high-level dataflow applications.
Proceedings of the 2013 Asilomar Conference on Signals, 2013
2012
J. Electr. Comput. Eng., 2012
Proceedings of the 2012 IEEE Workshop on Signal Processing Systems, 2012
Proceedings of the 2012 IEEE International Conference on Acoustics, 2012
Design space exploration strategies for FPGA implementation of signal processing systems using CAL dataflow program.
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012
2011
J. Signal Process. Syst., 2011
Automatic Synthesis of Parsers and Validation of Bitstreams Within the MPEG Reconfigurable Video Coding Framework.
J. Signal Process. Syst., 2011
J. Signal Process. Syst., 2011
J. Signal Process. Syst., 2011
J. Signal Process. Syst., 2011
Pipeline synthesis and optimization of FPGA-based video processing applications with CAL.
EURASIP J. Image Video Process., 2011
Proceedings of the IEEE Workshop on Signal Processing Systems, 2011
Optimization of portable parallel signal processing applications by design space exploration of dataflow programs.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2011
Proceedings of the IEEE Workshop on Signal Processing Systems, 2011
Methodology and technique to improve throughput of FPGA-based Cal dataflow programs: Case study of the RVC MPEG-4 SP Intra decoder.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2011
Building multimedia security applications in the MPEG reconfigurable video coding (RVC) framework.
Proceedings of the thirteenth ACM multimedia workshop on Multimedia and security, 2011
Hardware/software co-design of dataflow programs for reconfigurable hardware and multi-core platforms.
Proceedings of the 2011 Conference on Design and Architectures for Signal and Image Processing, 2011
Optimization methodologies for complex FPGA-based signal processing systems with CAL.
Proceedings of the 2011 Conference on Design and Architectures for Signal and Image Processing, 2011
Proceedings of the 2011 Conference on Design and Architectures for Signal and Image Processing, 2011
2010
IEEE Signal Process. Mag., 2010
An adaptive system for real-time scalable video streaming with end-to-end QOS control.
Proceedings of the 11th International Workshop on Image Analysis for Multimedia Interactive Services, 2010
Reconfigurable video coding: a stream programming approach to the specification of new video coding standards.
Proceedings of the First Annual ACM SIGMM Conference on Multimedia Systems, 2010
Proceedings of the 2010 Conference on Design & Architectures for Signal & Image Processing, 2010
High level design space exploration of RVC codec specifications for multi-core heterogeneous platforms.
Proceedings of the 2010 Conference on Design & Architectures for Signal & Image Processing, 2010
Proceedings of the 2010 Conference on Design & Architectures for Signal & Image Processing, 2010
Proceedings of the Handbook of Signal Processing Systems, 2010
2009
Algorithm/Architecture Co-Exploration of Visual Computing on Emergent Platforms: Overview and Future Prospects.
IEEE Trans. Circuits Syst. Video Technol., 2009
Special Issue: Algorithm/Architecture Co-Exploration of Visual Computing on Emerging Platforms.
IEEE Trans. Circuits Syst. Video Technol., 2009
EURASIP J. Adv. Signal Process., 2009
An Integrated Environment for HW/SW Co-design based on a CAL Specification and HW/SW Code Generators.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
A Hybrid Decoder Configuration of MPEG-4 and AVS in Reconfigurable Video Coding Framework.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
Proceedings of the International Conference on Image Processing, 2009
2008
IEEE Trans. Speech Audio Process., 2008
SIGARCH Comput. Archit. News, 2008
A Platform for the Development and the Validation of HW IP Components Starting from Reference Software Specifications.
EURASIP J. Embed. Syst., 2008
Proceedings of the Ninth International Workshop on Image Analysis for Multimedia Interactive Services, 2008
Validation of bitstream syntax and synthesis of parsers in the MPEG Reconfigurable Video Coding framework.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2008
Efficient data flow variable length decoding implementation for the MPEG reconfigurable video coding framework.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2008
Video decoder reconfigurations and AVS extensions in the new MPEG reconfigurable video coding framework.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2008
Proceedings of the IEEE Workshop on Signal Processing Systems, 2008
Proceedings of the 2008 IEEE International Conference on Multimedia and Expo, 2008
Proceedings of the 2008 IEEE International Conference on Multimedia and Expo, 2008
Proceedings of the 6th ACS/IEEE International Conference on Computer Systems and Applications, 2008
2007
A Simplified 8 × 8 Transformation and Quantization Real-Time IP-Block for MPEG-4 H.264/AVC Applications: a New Design Flow Approach.
J. Circuits Syst. Comput., 2007
EURASIP J. Embed. Syst., 2007
Proceedings of the IEEE Workshop on Signal Processing Systems, 2007
Proceedings of the IEEE Workshop on Signal Processing Systems, 2007
A Platform for Mixed HW/SW Algorithm Specifications for the Exploration of SW and HW Partitioning.
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2007
A new time-frequency representation for music signal analysis: Resonator time-frequency image.
Proceedings of the 9th International Symposium on Signal Processing and Its Applications, 2007
2006
Proceedings of the Second International Conference on Automated Production of Cross Media Content for Multi-Channel Distribution, 2006
2005
High-Abstraction Level Complexity Analysis and Memory Architecture Simulations of Multimedia Algorithms.
IEEE Trans. Circuits Syst. Video Technol., 2005
Evaluation of the Parallelization Potential for Efficient Multimedia Implementations: Dynamic Evaluation of Algorithm Critical Path.
IEEE Trans. Circuits Syst. Video Technol., 2005
IEEE Trans. Circuits Syst. Video Technol., 2005
Proceedings of the 5th IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC 2005), 2005
High Level Extraction of SoC Architectural Information from Generic C Algorithmic Descriptions.
Proceedings of the 5th IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC 2005), 2005
Proceedings of the 2005 IEEE International Conference on Multimedia and Expo, 2005
Configurable motion-estimation hardware accelerator module for the MPEG-4 reference hardware description platform.
Proceedings of the 2005 International Conference on Image Processing, 2005
2003
J. Syst. Archit., 2003
Intellectual property management and protection for MPEG multimedia content: A structured language for interoperable IPMP systems.
Int. J. Imaging Syst. Technol., 2003
High-Level Algorithmic Complexity Analysis for the Implementation of a Motion-JPEG2000 Encoder.
Proceedings of the Integrated Circuit and System Design, 2003
Proceedings of the Integrated Circuit and System Design, 2003
Proceedings of the 2003 International Conference on Image Processing, 2003
2002
IEEE Trans. Circuits Syst. Video Technol., 2002
Discret. Appl. Math., 2002
Proceedings of the 2002 International Conference on Parallel Computing in Electrical Engineering (PARELEC 2002), 2002
Proceedings of the 11th European Signal Processing Conference, 2002
2001
Proceedings of the Visual Form 2001, 4th International Workshop on Visual Form, 2001
2000
IEEE Trans. Circuits Syst. Video Technol., 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
Proceedings of the 10th European Signal Processing Conference, 2000
Proceedings of the 10th European Signal Processing Conference, 2000
Proceedings of the 10th European Signal Processing Conference, 2000
1999
IEEE Trans. Image Process., 1999
IEEE Trans. Consumer Electron., 1999
IEEE Trans. Consumer Electron., 1999
Proceedings of the 1oth International Conference on Image Analysis and Processing (ICIAP 1999), 1999
Cryptosystem architectures for very high throughput multimedia encryption: the RPK solution.
Proceedings of the 6th IEEE International Conference on Electronics, Circuits and Systems, 1999
1998
An Efficient Motion Estimation Algorithm based on Tracing Techniques on Large Search Windows.
Proceedings of the 1998 IEEE International Conference on Image Processing, 1998
An Efficient Line Detection Algorithm based on a New Combinatorial Optimization Formulation.
Proceedings of the 1998 IEEE International Conference on Image Processing, 1998
Proceedings of the 9th European Signal Processing Conference, 1998
Proceedings of the 9th European Signal Processing Conference, 1998
Proceedings of the 9th European Signal Processing Conference, 1998
Proceedings of the Multimedia Applications, Services and Techniques, 1998
1997
Motion analysis and estimation: From ill-posed discrete inverse linear problems to MPEG-2 coding.
Signal Process., 1997
Proceedings of the Proceedings 1997 International Conference on Image Processing, 1997
Proceedings of the Proceedings 1997 International Conference on Image Processing, 1997
A Perceptron-Based Approach to Piecewise Linear Modeling with an Application to Time Series.
Proceedings of the Artificial Neural Networks, 1997
1996
Signal Process. Image Commun., 1996
Proceedings of the 1996 IEEE International Conference on Acoustics, 1996
Proceedings of the 8th European Signal Processing Conference, 1996
1995
Post-processing of coded images by neural network cancellation of the unmasked noise.
Neural Process. Lett., 1995
Proceedings of the Ada in Europe, Second International Eurospace, 1995
1994
Composite Source Modling Based on VQ and Arithmetic Coding for Digital Subband Video Compression.
Proceedings of the Proceedings 1994 International Conference on Image Processing, 1994
Proceedings of the Proceedings 1994 International Conference on Image Processing, 1994
Proceedings of ICASSP '94: IEEE International Conference on Acoustics, 1994