Manuel Valencia-Barrero
Orcid: 0000-0003-4304-3054Affiliations:
- Czech Technical University in Prague, Department of Circuit Theory, Czech Republic
According to our database1,
Manuel Valencia-Barrero
authored at least 18 papers
between 1993 and 2020.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2018
Floorplanning as a practical countermeasure against clock fault attack in Trivium stream cipher.
Proceedings of the Conference on Design of Circuits and Integrated Systems, 2018
2016
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
2012
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2012
2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007
2002
Proceedings of the Integrated Circuit Design. Power and Timing Modeling, 2002
Proceedings of the Integrated Circuit Design. Power and Timing Modeling, 2002
2001
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001
HALOTIS: high accuracy LOgic TIming simulator with inertial and degradation delay model.
Proceedings of the Conference on Design, Automation and Test in Europe, 2001
2000
Proceedings of the Integrated Circuit Design, 2000
Influence of Clocking Strategies on the Design of Low Switching-Noise Digital and Mixed-Signal VLSI Circuits.
Proceedings of the Integrated Circuit Design, 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1998
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998
1995
Proceedings of the Second Working Conference on Asynchronous Design Methodologies, 1995
1993
A New Faster Method for Calculating the Resolution Coefficient of CMOS Latches: Design of an Optimum Latch.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993
Proceedings of the European Design Automation Conference 1993, 1993