Manuel Jesús Bellido Díaz
Orcid: 0000-0002-5092-6042Affiliations:
- University of Seville, Spain
According to our database1,
Manuel Jesús Bellido Díaz
authored at least 39 papers
between 1993 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2023
2021
An Integrated Digital System Design Framework With On-Chip Functional Verification and Performance Evaluation.
IEEE Access, 2021
2020
EURASIP J. Adv. Signal Process., 2020
2017
Microelectron. J., 2017
2016
2012
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2012
2011
Fast-Convergence Microsecond-Accurate Clock Discipline Algorithm for Hardware Implementation.
IEEE Trans. Instrum. Meas., 2011
Studying the Viability of Static Complementary Metal-Oxide-Semiconductor Gates with a Large Number of Inputs When Using Separate Transistor Wells.
J. Low Power Electron., 2011
2010
Comprehensive Analysis on the Internal Power Dissipation of Static CMOS Cells in Ultra-Deep Sub-Micron Technologies.
J. Low Power Electron., 2010
Proceedings of the IEEE Fifth International Symposium on Industrial Embedded Systems, 2010
2009
Efficient techniques and methodologies for embedded system design usign free hardware and open standards.
Proceedings of the 19th International Conference on Field Programmable Logic and Applications, 2009
2008
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2008
2007
J. Low Power Electron., 2007
Proceedings of the IEEE Second International Symposium on Industrial Embedded Systems, 2007
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2007
2006
J. Low Power Electron., 2006
Efficient Design and Implementation on FPGA of a MicroBlaze Peripheral for Processing Direct Electrical Networks Measurements.
Proceedings of the International Symposium on Industrial Embedded Systems, 2006
2005
Proceedings of the Integrated Circuit and System Design, 2005
Application of Internode Model to Global Power Consumption Estimation in SCMOS Gates.
Proceedings of the Integrated Circuit and System Design, 2005
2004
Proceedings of the Integrated Circuit and System Design, 2004
2003
Proceedings of the Integrated Circuit and System Design, 2003
Proceedings of the Proceedings 36th Annual Simulation Symposium (ANSS-36 2003), Orlando, Florida, USA, March 30, 2003
2002
Efficient and Fast Current Curve Estimation of CMOS Digital Circuits at the Logic Level.
Proceedings of the Integrated Circuit Design. Power and Timing Modeling, 2002
Proceedings of the Integrated Circuit Design. Power and Timing Modeling, 2002
Proceedings of the Integrated Circuit Design. Power and Timing Modeling, 2002
2001
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001
HALOTIS: high accuracy LOgic TIming simulator with inertial and degradation delay model.
Proceedings of the Conference on Design, Automation and Test in Europe, 2001
2000
Proceedings of the Integrated Circuit Design, 2000
Influence of Clocking Strategies on the Design of Low Switching-Noise Digital and Mixed-Signal VLSI Circuits.
Proceedings of the Integrated Circuit Design, 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1998
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998
1996
Proceedings of the Computer Aided Learning and Instruction in Science and Engineering, 1996
1995
IEEE J. Solid State Circuits, July, 1995
IEEE Trans. Computers, 1995
Proceedings of the Second Working Conference on Asynchronous Design Methodologies, 1995
1993
A New Faster Method for Calculating the Resolution Coefficient of CMOS Latches: Design of an Optimum Latch.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993
Proceedings of the European Design Automation Conference 1993, 1993