Manfred Schimmler
Affiliations:- University of Kiel, Germany
According to our database1,
Manfred Schimmler
authored at least 62 papers
between 1983 and 2017.
Collaborative distances:
Collaborative distances:
Timeline
1985
1990
1995
2000
2005
2010
2015
0
1
2
3
4
5
6
7
2
2
1
1
1
1
1
1
1
2
1
1
1
2
3
3
2
2
1
4
1
4
3
2
6
1
2
1
1
1
1
1
2
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on d-nb.info
On csauthors.net:
Bibliography
2017
Proceedings of the 2017 IEEE Symposium Series on Computational Intelligence, 2017
2016
Proceedings of the 2016 IEEE Symposium Series on Computational Intelligence, 2016
Combining GPU and FPGA technology for efficient exhaustive interaction analysis in GWAS.
Proceedings of the 27th IEEE International Conference on Application-specific Systems, 2016
2015
Parallelizing Epistasis Detection in GWAS on FPGA and GPU-Accelerated Computing Systems.
IEEE ACM Trans. Comput. Biol. Bioinform., 2015
J. Comput. Sci., 2015
2014
Proceedings of the 20th IEEE International Conference on Parallel and Distributed Systems, 2014
Proceedings of the International Conference on Computational Science, 2014
Proceedings of the IEEE Conference on Computational Intelligence for Financial Engineering & Economics, 2014
2012
Proceedings of the International Conference on Computational Science, 2012
Master/Slave assignment optimization for high performance computing in an EC2 cloud using MPI.
Netw. Protoc. Algorithms, 2012
Int. J. Reconfigurable Comput., 2012
Proceedings of the Bioinformatics Research and Applications - 8th International Symposium, 2012
Proceedings of the 18th IEEE International Conference on Parallel and Distributed Systems, 2012
2011
Proceedings of the International Conference on Computational Science, 2011
MPI Performance Analysis of Amazon EC2 Cloud Services for High Performance Computing.
Proceedings of the Advances in Computing and Communications, 2011
2010
Using the reconfigurable massively parallel architecture COPACOBANA 5000 for applications in bioinformatics.
Proceedings of the International Conference on Computational Science, 2010
Collecting Statistical Information in DNA Sequences for the Detection of Special Motifs.
Proceedings of the International Conference on Bioinformatics & Computational Biology, 2010
2009
Proceedings of the Computational Science, 2009
2008
Massively Parallelized DNA Motif Search on the Reconfigurable Hardware Platform COPACOBANA.
Proceedings of the Pattern Recognition in Bioinformatics, 2008
Proceedings of the FPL 2008, 2008
A Specification Methodology for the Optimal Layout of a 2-Stage Interconnect Bus for Massively Parallel Architectures.
Proceedings of the 2008 International Conference on Computer Design, 2008
BMA - Boolean Matrices as Model for Motif Kernels.
Proceedings of the International Conference on Bioinformatics, 2008
2007
Parallel Computing with Low-Cost FPGAs: A Framework for COPACOBANA.
Proceedings of the Parallel Computing: Architectures, 2007
2006
PLUG: An Agent Based Prototype Validation of CAD-Constructions.
Proceedings of the 2006 International Conference on Information & Knowledge Engineering, 2006
Proceedings of the 14th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2006), 2006
Proceedings of the Cryptographic Hardware and Embedded Systems, 2006
A Configuration Concept for a Massively Parallel FPGA Architecture.
Proceedings of the 2006 International Conference on Computer Design & Conference on Computing in Nanotechnology, 2006
2005
Hardware Enhanced Biosequence Alignment.
Proceedings of The 2005 International Conference on Mathematics and Engineering Techniques in Medicine and Biological Sciences, 2005
Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), 2005
Completely Redundant Modular Exponentiation by Operand Changing.
Proceedings of the 2005 International Conference on Computer Design, 2005
2004
Parallel Algorithms Appl., 2004
Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'04), 2004
High Radix Modular Multiplication of Large Integers Optimised with Respect to Area and Time.
Proceedings of the International Conference on Embedded Systems and Applications, 2004
2003
An Area-Efficient Bit-Serial Integer Multiplier.
Proceedings of the International Conference on VLSI, 2003
A Simple Circuit to Reduce the Search Range for Large Prime Numbers.
Proceedings of the International Conference on VLSI, 2003
Design of a Bit-Serial Floating Point Unit for a Fine Grained Parallel Processor Array.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2003
Proceedings of the Euro-Par 2003. Parallel Processing, 2003
Key Generation for Secure High Speed Communication.
Proceedings of the International Conference on Security and Management, 2003
Proceedings of the 14th IEEE International Conference on Application-Specific Systems, 2003
2002
Proceedings of the 16th International Parallel and Distributed Processing Symposium (IPDPS 2002), 2002
2001
Comput. Artif. Intell., 2001
Proceedings of the Parallel Computing Technologies, 2001
Proceedings of the Euro-Par 2001: Parallel Processing, 2001
2000
Parallel Distributed Comput. Pract., 2000
Proceedings of the Euro-Par 2000, Parallel Processing, 6th International Euro-Par Conference, Munich, Germany, August 29, 2000
1999
Comput. Artif. Intell., 1999
Proceedings of the Euro-Par '99 Parallel Processing, 5th International Euro-Par Conference, Toulouse, France, August 31, 1999
1998
Long Operand Arithmetic on Instruction Systolic Computer Architectures and Its Application in RSA Cryptography.
Proceedings of the Euro-Par '98 Parallel Processing, 1998
1997
Proceedings of the Euro-Par '97 Parallel Processing, 1997
1994
The Instruction Systolic Array - Implementation of a Low-Cost Parallel Architecture as Add-On Board for Personal Computers.
Proceedings of the High-Performance Computing and Networking, 1994
1991
A Fault Tolerant and High Speed Instruction Systolic Array.
Proceedings of the VLSI 91, 1991
Proceedings of the Fault-Tolerant Computing Systems, Tests, Diagnosis, 1991
1990
Parallel Comput., 1990
1989
Parallel Comput., 1989
1988
The instruction systolic array and its relation to other models of parallel computers.
Parallel Comput., 1988
1985
A Method for Realistic Comparisons of Sorting Algorithms for VLSI.
Proceedings of the Foundations of Data Organization, 1985
1983