Mahesh Mehendale
According to our database1,
Mahesh Mehendale
authored at least 58 papers
between 1989 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
1990
1995
2000
2005
2010
2015
2020
0
1
2
3
4
5
6
7
1
1
1
1
1
1
2
1
1
1
1
1
3
3
4
2
1
1
1
2
3
2
4
5
1
2
3
2
2
1
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
IEEE Internet Things J., July, 2024
Live Demonstration: Real-time audio and visual inference on the RAMAN TinyML accelerator.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
2023
CoRR, 2023
A Sparsity-driven tinyML Accelerator for Decoding Hand Kinematics in Brain-Computer Interfaces.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2023
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2023
2022
An area-efficient 6T-SRAM based Compute-In-Memory architecture with reconfigurable SAR ADCs for energy-efficient deep neural networks in edge ML applications.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2022
2021
150nA IQ, Quad Input - Quad Output, Intelligent Integrated Power Management for IoT Applications.
Proceedings of the 34th International Conference on VLSI Design and 20th International Conference on Embedded Systems, 2021
2020
Proceedings of the Computer Vision - ECCV 2020, 2020
2018
Proceedings of the 31st International Conference on VLSI Design and 17th International Conference on Embedded Systems, 2018
2017
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017
2016
Proceedings of the Second International Symposium on Memory Systems, 2016
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016
2015
Proceedings of the 6th ACM/SPEC International Conference on Performance Engineering, Austin, TX, USA, January 31, 2015
8.3 A 10.5μA/MHz at 16MHz single-cycle non-volatile memory access microcontroller with full state retention at 108nA in a 90nm process.
Proceedings of the 2015 IEEE International Solid-State Circuits Conference, 2015
Accelerating H.264/HEVC video slice processing using application specific instruction set processor.
Proceedings of the IEEE International Conference on Consumer Electronics, 2015
2014
Proceedings of the ACM SIGMETRICS / International Conference on Measurement and Modeling of Computer Systems, 2014
Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Proceedings of the IEEE International Conference on Acoustics, 2014
2012
A true multistandard, programmable, low-power, full HD video-codec engine for smartphone SoC.
Proceedings of the 2012 IEEE International Solid-State Circuits Conference, 2012
Multiple sub-row buffers in DRAM: unlocking performance and energy improvement opportunities.
Proceedings of the International Conference on Supercomputing, 2012
2011
Memory Bandwidth and Power Reduction Using Lossy Reference Frame Compression in Video Encoding.
IEEE Trans. Circuits Syst. Video Technol., 2011
Row-Buffer Reorganization: Simultaneously Improving Performance and Reducing Energy in DRAMs.
Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, 2011
2006
Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding.
J. VLSI Signal Process., 2006
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006
2004
Proceedings of the 17th International Conference on VLSI Design (VLSI Design 2004), 2004
2003
Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003
Proceedings of the 40th Design Automation Conference, 2003
2001
Proceedings of the 14th International Conference on VLSI Design (VLSI Design 2001), 2001
Proceedings of the 14th International Conference on VLSI Design (VLSI Design 2001), 2001
Proceedings of the 14th International Conference on VLSI Design (VLSI Design 2001), 2001
2000
Proceedings of the 13th International Conference on VLSI Design (VLSI Design 2000), 2000
Proceedings of the 13th International Conference on VLSI Design (VLSI Design 2000), 2000
1999
Proceedings of the 12th International Conference on VLSI Design (VLSI Design 1999), 1999
Improving Area Efficiency of Residue Number System based Implementation of DSP Algorithms.
Proceedings of the 12th International Conference on VLSI Design (VLSI Design 1999), 1999
Improving performance of high precision signal processing algorithms on programmable DSPs.
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999
Proceedings of the IEEE 1999 Custom Integrated Circuits Conference, 1999
1998
IEEE Trans. Very Large Scale Integr. Syst., 1998
Proceedings of the 11th International Conference on VLSI Design (VLSI Design 1991), 1998
Proceedings of the 11th International Conference on VLSI Design (VLSI Design 1991), 1998
Algorithmic and Architectural Transformations for Low Power Realization of FIR Filters.
Proceedings of the 11th International Conference on VLSI Design (VLSI Design 1991), 1998
Coefficient Transformations for Area-Efficient Implementation of Multiplier-less FIR Filters.
Proceedings of the 11th International Conference on VLSI Design (VLSI Design 1991), 1998
Proceedings of the ASP-DAC '98, 1998
1997
Proceedings of the 10th International Conference on VLSI Design (VLSI Design 1997), 1997
1996
Proceedings of the 9th International Conference on VLSI Design (VLSI Design 1996), 1996
Proceedings of the 33st Conference on Design Automation, 1996
1995
Proceedings of the 8th International Conference on VLSI Design (VLSI Design 1995), 1995
Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design, 1995
Proceedings of the 1995 Conference on Asia Pacific Design Automation, Makuhari, Massa, Chiba, Japan, August 29, 1995
1994
An Integrated Approach to State Assignment and Sequential Element Selection for FSM Synthesis.
Proceedings of the Seventh International Conference on VLSI Design, 1994
Impact of Logic Module Routing Flexibility on the Routability of Antifuse-Based Channelled FPGA Architectures.
Proceedings of the Seventh International Conference on VLSI Design, 1994
1993
Proceedings of the Sixth International Conference on VLSI Design, 1993
MIM: Logic Module Independent Technology Mapping for Design and Evaluation of Antifuse-based FPGAs.
Proceedings of the 30th Design Automation Conference. Dallas, 1993
1992
Proceedings of the Fifth International Conference on VLSI Design, 1992
1991
Proceedings of the 1991 IEEE/ACM International Conference on Computer-Aided Design, 1991
Proceedings of the conference on European design automation, 1991
1989
Proceedings of the 1989 IEEE International Conference on Computer-Aided Design, 1989