Magdy A. El-Moursy
Orcid: 0000-0002-9890-4651
According to our database1,
Magdy A. El-Moursy
authored at least 58 papers
between 2003 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
Energy-Efficient Precision-Scaled CNN Implementation With Dynamic Partial Reconfiguration.
IEEE Access, 2022
2020
PMSMC: Priority-based Multi-requestor Scheduler for Embedded System Memory Controller.
J. Parallel Distributed Comput., 2020
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020
2019
Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics.
IEEE Trans. Very Large Scale Integr. Syst., 2019
Microprocess. Microsystems, 2019
CFPA: Congestion aware, fault tolerant and process variation aware adaptive routing algorithm for asynchronous Networks-on-Chip.
J. Parallel Distributed Comput., 2019
J. Circuits Syst. Comput., 2019
J. Circuits Syst. Comput., 2019
Brain-in-Car: A Brain Activity-based Emotion Recognition Embedded System for Automotive.
Proceedings of the IEEE International Conference of Vehicular Electronics and Safety, 2019
2018
Virtual Electronic Control Unit as a Functional Mockup Unit for Heterogeneous Systems.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
2017
IEEE Trans. Very Large Scale Integr. Syst., 2017
Architecture level analysis for process variation in synchronous and asynchronous Networks-on-Chip.
J. Parallel Distributed Comput., 2017
System-level simulator for process variation influenced synchronous and asynchronous NoCs.
Proceedings of the 30th IEEE International System-on-Chip Conference, 2017
Proceedings of the 18th International Workshop on Microprocessor and SOC Test and Verification, 2017
Accurate piecewise uniform approximation logarithmic/antilogarithmic converters for GPU applications.
Proceedings of the 29th International Conference on Microelectronics, 2017
2016
Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design.
IEEE Trans. Very Large Scale Integr. Syst., 2016
Microelectron. J., 2016
Corrigendum to "High throughput asynchronous NoC design under high process variation" [Integr. VLSI J. (2015) 1-13].
Integr., 2016
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016
Proceedings of the 17th International Workshop on Microprocessor and SOC Test and Verification, 2016
Proceedings of the 11th International Design & Test Symposium, 2016
2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
Proceedings of the 2015 IEEE International Conference on Electronics, 2015
Proceedings of the 5th International Conference on Energy Aware Computing Systems & Applications, 2015
Novel Routing Algorithm for Minimum on Delay with Process Variation and Congestion in Asynchronous NoC.
Proceedings of the 17th IEEE International Conference on High Performance Computing and Communications, 2015
Proceedings of the Computational Intelligence in Digital and Network Designs and Applications, 2015
2014
Proceedings of the 9th International Design and Test Symposium, 2014
Proceedings of the 9th International Design and Test Symposium, 2014
2013
J. Circuits Syst. Comput., 2013
Proceedings of the 14th International Workshop on Microprocessor Test and Verification, 2013
Proceedings of the 8th International Design and Test Symposium, 2013
Proceedings of the 8th International Design and Test Symposium, 2013
Proceedings of the 20th IEEE International Conference on Electronics, 2013
2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
Proceedings of the IEEE International Conference on IC Design & Technology, 2012
2011
Proceedings of the 12th International Workshop on Microprocessor Test and Verification, 2011
Proceedings of the 6th IEEE International Design and Test Workshop, 2011
2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
Proceedings of the 5th International Design and Test Workshop, 2010
2009
Proceedings of the Annual IEEE International SoC Conference, SoCC 2009, 2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
Proceedings of the 16th IEEE International Conference on Electronics, 2009
Proceedings of the 16th IEEE International Conference on Electronics, 2009
2007
2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
2005
IEEE Trans. Very Large Scale Integr. Syst., 2005
IEEE Trans. Very Large Scale Integr. Syst., 2005
2004
IEEE Trans. Very Large Scale Integr. Syst., 2004
2003
1-V ADPCM Processor for Low-Power Wireless Applications.
Proceedings of the IFIP VLSI-SoC 2003, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 13th ACM Great Lakes Symposium on VLSI 2003, 2003