Lukas Jünger

Orcid: 0000-0001-9149-1690

Affiliations:
  • RWTH Aachen University, Institute for Communication Technologies and Embedded Systems, Germany


According to our database1, Lukas Jünger authored at least 15 papers between 2019 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
NQC²: A Non-Intrusive QEMU Code Coverage Plugin.
Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design, 2024

The Optimal Quantum of Temporal Decoupling.
Proceedings of the 29th Asia and South Pacific Design Automation Conference, 2024

2023
Efficient RISC-V-on-x64 Floating Point Simulation.
Proceedings of the 41st IEEE International Conference on Computer Design, 2023

Entropy-Based Analysis of Benchmarks for Instruction Set Simulators.
Proceedings of the DroneSE and RAPIDO: System Engineering for constrained embedded systems, 2023

Work-in-Progress: A Generic Non-Intrusive Parallelization Approach for SystemC TlM-2.0-Based Virtual Platforms.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2023

2022
AMAIX In-Depth: A Generic Analytical Model for Deep Learning Accelerators.
Int. J. Parallel Program., 2022

NISTT: A Non-Intrusive SystemC-TLM 2.0 Tracing Tool.
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022

Virtual Platform Acceleration through Userspace Host Execution.
Proceedings of the 35th IEEE International System-on-Chip Conference, 2022

EmuNoC: Hybrid Emulation for Fast and Flexible Network-on-Chip Prototyping on FPGAs.
Proceedings of the 32nd International Conference on Field-Programmable Logic and Applications, 2022

X-on-X: Distributed Parallel Virtual Platforms for Heterogeneous Systems.
Proceedings of the 25th Euromicro Conference on Digital System Design, 2022

2021
Software-defined Temporal Decoupling in Virtual Platforms.
Proceedings of the 34th IEEE International System-on-Chip Conference, 2021

Optimizing Temporal Decoupling using Event Relevance.
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021

2020
AMAIX: A Generic Analytical Model for Deep Learning Accelerators.
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2020

ARM-on-ARM: Leveraging Virtualization Extensions for Fast Virtual Platforms.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020

2019
Fast SystemC Processor Models with Unicorn.
Proceedings of the Rapid Simulation and Performance Evaluation: Methods and Tools, 2019


  Loading...