Luigi Di Guglielmo
According to our database1,
Luigi Di Guglielmo
authored at least 21 papers
between 2008 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
2008
2010
2012
2014
2016
2018
2020
2022
0
1
2
3
4
5
6
7
8
2
1
1
1
1
4
6
3
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Formal Verification of a Neural Network Based Prognostics System for Aircraft Equipment.
Proceedings of the Bridging the Gap Between AI and Reality, 2023
2017
Application of Model-Based Safety Assessment to the Validation of Avionic Electrical Power Systems.
Proceedings of the Model-Based Safety and Assessment - 5th International Symposium, 2017
2013
UNIVERCM: The UNIversal VERsatile Computational Model for Heterogeneous System Integration.
IEEE Trans. Computers, 2013
On the integration of model-driven design and dynamic assertion-based verification for embedded software.
J. Syst. Softw., 2013
Proceedings of the 2013 Federated Conference on Computer Science and Information Systems, 2013
2012
Proceedings of the 7th IEEE International Symposium on Industrial Embedded Systems, 2012
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
Proceedings of the IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2012
Enabling dynamic assertion-based verification of embedded software through model-driven design.
Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition, 2012
2011
Efficient Generation of Stimuli for Functional Verification by Backjumping Across Extended FSMs.
J. Electron. Test., 2011
Proceedings of the 12th International Workshop on Microprocessor Test and Verification, 2011
Proceedings of the 7th International Wireless Communications and Mobile Computing Conference, 2011
Proceedings of the 6th International Workshop on Automation of Software Test, 2011
Interactive presentation abstract: Assertion-based verification in embedded-software design.
Proceedings of the 2011 IEEE International High Level Design Validation and Test Workshop, 2011
UNIVERCM: The UNIversal VERsatile computational model for heterogeneous embedded system design.
Proceedings of the 2011 IEEE International High Level Design Validation and Test Workshop, 2011
Interactive presentation abstract: Reusing of properties after discretization of hybrid automata.
Proceedings of the 2011 IEEE International High Level Design Validation and Test Workshop, 2011
2010
Proceedings of the 28th International Conference on Computer Design, 2010
Proceedings of the IEEE International High Level Design Validation and Test Workshop, 2010
Proceedings of the Design, Automation and Test in Europe, 2010
2009
Proceedings of the 7th ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2009), 2009
2008
Proceedings of the 6th ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2008), 2008