Luigi Di Benedetto

Orcid: 0000-0001-5588-0621

According to our database1, Luigi Di Benedetto authored at least 38 papers between 2016 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Automatic Audio Feature Extraction for Keyword Spotting.
IEEE Signal Process. Lett., 2024

Low-Cost Stretchable Sensor: Range of Motion Evaluation with Open-Source Software Validation.
Proceedings of the 19th Conference on Ph.D Research in Microelectronics and Electronics, 2024

Dynamically Adaptive Accumulator for in-sensor ANN Hardware Accelerators.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

In-Sensor Self-Calibration Circuit of MEMS Pressure Sensors for Accurate Localization.
Proceedings of the 27th Euromicro Conference on Digital System Design, 2024

2023
A 4H-SiC CMOS Oscillator-Based Temperature Sensor Operating from 298 K up to 573 K.
Sensors, December, 2023

A New NN-Based Approach to In-Sensor PDM-to-PCM Conversion for Ultra TinyML KWS.
IEEE Trans. Circuits Syst. II Express Briefs, April, 2023

A DC SPICE Level 3 Model for 4H-SiC lateral NMOSFET under strong inversion conditions.
Proceedings of the 18th Conference on Ph.D Research in Microelectronics and Electronics, 2023

Ultra-Tiny Neural Network for Compensation of Post-soldering Thermal Drift in MEMS Pressure Sensors.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

2022
A Hardware Architecture for SVPWM Digital Control With Variable Carrier Frequency and Amplitude.
IEEE Trans. Ind. Informatics, 2022

Implementation of Hardware Architecture for SVPWM With Arbitrary Parameters.
IEEE Access, 2022

A FPGA HardWare Architecture for AZSPWM Based on a Taylor Series Decomposition.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2022

Quantized ID-CNN for a Low-power PDM-to-PCM Conversion in TinyML KWS Applications.
Proceedings of the 4th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2022

2021
Highly-accurate binary tiny neural network for low-power human activity recognition.
Microprocess. Microsystems, November, 2021

On the design of the channel region in 4H-SiC JBS diode through an analytical model of the potential barrier.
Math. Comput. Simul., 2021

Design of Digital Controller for SVPWM Algorithm with Real-Time Control of the Output Amplitude and Switching Frequency.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

Linear organic transistor based temperature sensor between 230 and 330 K.
Proceedings of the 2021 IEEE Sensors, Sydney, Australia, October 31 - Nov. 3, 2021, 2021

Low-Power Anomaly Detection and Classification System based on a Partially Binarized Autoencoder for In-Sensor Computing.
Proceedings of the 28th IEEE International Conference on Electronics, 2021

Modeling of an Organic Thin Film Transistor as Temperature Sensor.
Proceedings of the Sensors and Microsystems - Proceedings of AISEM 2021, 2021

Quantized Fully Convolution Neural Network for HW Implementation of Human Posture Recognition.
Proceedings of the 3rd IEEE International Conference on Artificial Intelligence Circuits and Systems, 2021

2020
A Partially Binarized Hybrid Neural Network System for Low-Power and Resource Constrained Human Activity Recognition.
IEEE Trans. Circuits Syst., 2020

Embeddable Circuit for Orientation Independent Processing in Ultra Low-Power Tri-Axial Inertial Sensors.
IEEE Trans. Circuits Syst. II Express Briefs, 2020

Low Power Tiny Binary Neural Network with improved accuracy in Human Recognition Systems.
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020

Low-Power HWAccelerator for AI Edge-Computing in Human Activity Recognition Systems.
Proceedings of the 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems, 2020

2019
A Bit-Line Voltage Sensing Circuit With Fused Offset Compensation and Cancellation Scheme.
IEEE Trans. Circuits Syst. II Express Briefs, 2019

µW Pre-processing Unit for Virtual Sensors Based on Tri-axial Smart Accelerometers.
Proceedings of the 17th IEEE International New Circuits and Systems Conference, 2019

A Novel 4H-SiC UV Photo-transistor based on a Shallow Mesa Structure.
Proceedings of the 49th European Solid-State Device Research Conference, 2019

2018
Multiplier-Less Stream Processor for 2D Filtering in Visual Search Applications.
IEEE Trans. Circuits Syst. Video Technol., 2018

Design Criteria for Real-time Processing of HW Gabor Filters in Visual Search.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Low-power Design of a Gravity Rotation Module for HAR Systems Based on Inertial Sensors.
Proceedings of the 29th IEEE International Conference on Application-specific Systems, 2018

2017
Weighted Partitioning for Fast Multiplierless Multiple-Constant Convolution Circuit.
IEEE Trans. Circuits Syst. II Express Briefs, 2017

Design of a Convolutional Two-Dimensional Filter in FPGA for Image Processing Applications.
Comput., 2017

Dynamic range enhancement for medical image processing.
Proceedings of the 7th IEEE International Workshop on Advances in Sensors and Interfaces, 2017

Optimal design of a Gabor filter for medical imaging applications.
Proceedings of the 7th IEEE International Workshop on Advances in Sensors and Interfaces, 2017

Experimental results on lateral 4H-SiC UV photodiodes.
Proceedings of the 7th IEEE International Workshop on Advances in Sensors and Interfaces, 2017

2016
Frame buffer-less stream processor for accurate real-time interest point detection.
Integr., 2016

Application specific image processor for the extension of the dynamic range of images with multiple resolutions.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

Design and FPGA implementation of a real-time processor for the HDR conversion of images and videos.
Proceedings of the 2016 8th Computer Science and Electronic Engineering Conference, 2016

FPGA optimization of convolution-based 2D filtering processor for image processing.
Proceedings of the 2016 8th Computer Science and Electronic Engineering Conference, 2016


  Loading...