Ludo Weyten
Orcid: 0000-0002-4058-1378
According to our database1,
Ludo Weyten
authored at least 40 papers
between 1989 and 2013.
Collaborative distances:
Collaborative distances:
Timeline
1990
1995
2000
2005
2010
0
1
2
3
4
5
6
7
2
1
1
2
2
3
1
2
2
2
2
1
1
2
1
1
3
4
1
2
1
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2013
A Describing Function Study of Saturated Quantization and Its Application to the Stability Analysis of Multi-Bit Sigma Delta Modulators.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013
IEEE Trans. Circuits Syst. II Express Briefs, 2013
2011
IEEE Trans. Educ., 2011
2010
Comments on "Performance Analysis of a Hybrid Incremental and Cyclic A/D Conversion Principle".
IEEE Trans. Circuits Syst. I Regul. Pap., 2010
A 14-bit 250MS/s digital to analog converter with binary weighted Redundant Signed Digit coding.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
2009
Nyquist-criterion based design of a CT SigmaDelta-ADC with a reduced number of comparators.
Integr., 2009
2008
An Unconstrained Architecture for Systematic Design of Higher Order SigmaDelta Force-Feedback Loops.
IEEE Trans. Circuits Syst. I Regul. Pap., 2008
IEEE Trans. Circuits Syst. I Regul. Pap., 2008
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008
2007
IEEE Trans. Circuits Syst. I Regul. Pap., 2007
IEEE Trans. Circuits Syst. I Regul. Pap., 2007
A delay-based complex double-sampled resonator for use in ƒ<i><sub>s</sub></i>/4 quadrature bandpass ΣΔ modulators.
IEICE Electron. Express, 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
An Unconstrained Architecture for High-Order Sigma Delta Force-Feedback Inertial Sensors.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
2006
IEEE Trans. Circuits Syst. I Regul. Pap., 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Proceedings of the 13th IEEE International Conference on Electronics, 2006
Proceedings of the 13th IEEE International Conference on Electronics, 2006
2005
IEEE Trans. Circuits Syst. I Regul. Pap., 2005
A versatile Nyquist-rate A/D converter with 16-18 bit performance for sensor readout applications.
Integr., 2005
Proceedings of the 12th IEEE International Conference on Electronics, 2005
2004
Systematic design of double-sampling ΣΔ A/D converters with a modified noise transfer function.
IEEE Trans. Circuits Syst. II Express Briefs, 2004
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
Addressing static and dynamic errors in bandpass unit element multibit DAC's.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
2003
An approach to tackle quantization noise folding in double-sampling ΣΔ modulation A/D converters.
IEEE Trans. Circuits Syst. II Express Briefs, 2003
A 250-kHz 94-dB double-sampling ΣΔ modulation A/D converter with a modified noise transfer function.
IEEE J. Solid State Circuits, 2003
2002
An efficient technique to eliminate quantisation noise folding in double-sampling Sigma-Delta modulators.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
2001
IEEE J. Solid State Circuits, 2001
2000
1999
Proceedings of the ISSPA '99. Proceedings of the Fifth International Symposium on Signal Processing and its Applications, 1999
Proceedings of the 6th IEEE International Conference on Electronics, Circuits and Systems, 1999
1998
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998
1990
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1990
1989
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1989
Quad list quad trees: a geometrical data structure with improved performance for large region queries.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1989