Luay Alawneh
Orcid: 0000-0002-5152-8636
According to our database1,
Luay Alawneh
authored at least 37 papers
between 2006 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Cogn. Comput., May, 2024
Comput. Speech Lang., 2024
2023
Personalized human activity recognition using deep learning and edge-cloud architecture.
J. Ambient Intell. Humaniz. Comput., 2023
Int. J. Inf. Sec., 2023
Proceedings of the Intelligent Systems and Pattern Recognition, 2023
2022
Locating and categorizing inefficient communication patterns in HPC systems using inter-process communication traces.
J. Syst. Softw., 2022
Proceedings of the IEEE International Conference on Software Analysis, 2022
2021
Enhancing human activity recognition using deep learning and time series augmented data.
J. Ambient Intell. Humaniz. Comput., 2021
Autonomous underwater vehicles support for enhanced performance in the Internet of underwater things.
Trans. Emerg. Telecommun. Technol., 2021
2020
Future Gener. Comput. Syst., 2020
A scalable multiple pairwise protein sequence alignment acceleration using hybrid CPU-GPU approach.
Clust. Comput., 2020
A Comparison of Unidirectional and Bidirectional LSTM Networks for Human Activity Recognition.
Proceedings of the 2020 IEEE International Conference on Pervasive Computing and Communications Workshops, 2020
2019
Improving the performance of the needleman-wunsch algorithm using parallelization and vectorization techniques.
Multim. Tools Appl., 2019
The Effects of Platforms and Languages on the Memory Footprint of the Executable Program: A Memory Forensic Approach.
J. Univers. Comput. Sci., 2019
Bidirectional Gated Recurrent Units For Human Activity Recognition Using Accelerometer Data.
Proceedings of the 2019 IEEE SENSORS, Montreal, QC, Canada, October 27-30, 2019, 2019
2018
Simul. Model. Pract. Theory, 2018
A framework for the recovery and visualization of system availability scenarios from execution traces.
Inf. Softw. Technol., 2018
MASKED: A MapReduce Solution for the Kappa-Pruned Ensemble-Based Anomaly Detection System.
Proceedings of the 2018 IEEE International Conference on Software Quality, 2018
2017
Proceedings of the SDL 2017: Model-Driven Engineering for Future Internet, 2017
Proceedings of the 8th International Conference on Information, 2017
Proceedings of the 8th International Conference on Information, 2017
2016
Segmenting large traces of inter-process communication with a focus on high performance computing systems.
J. Syst. Softw., 2016
2015
Towards a common metamodel for traces of high performance computing systems to enable software analysis tasks.
Proceedings of the 22nd IEEE International Conference on Software Analysis, 2015
2014
A contextual approach for effective recovery of inter-process communication patterns from HPC traces.
Proceedings of the 2014 Software Evolution Week, 2014
2013
Sci. Comput. Program., 2013
2012
Identifying computational phases from inter-process communication traces of HPC applications.
Proceedings of the IEEE 20th International Conference on Program Comprehension, 2012
2011
An exchange format for representing dynamic information generated from High Performance Computing applications.
Future Gener. Comput. Syst., 2011
Proceedings of the 19th IEEE International Conference on Program Comprehension, 2011
Pattern Recognition Techniques Applied to the Abstraction of Traces of Inter-Process Communication.
Proceedings of the 15th European Conference on Software Maintenance and Reengineering, 2011
2010
Verification and Validation in Systems Engineering - Assessing UML / SysML Design Models.
Springer, ISBN: 978-3-642-15227-6, 2010
2009
Int. J. Gen. Syst., 2009
Quality of the Source Code for Design and Architecture Recovery Techniques: Utilities are the Problem.
Proceedings of the Ninth International Conference on Quality Software, 2009
Proceedings of the Advances in Software Engineering, 2009
2006
Towards a Unified Paradigm for Verification and Validation of Systems Engineering Design Models.
Proceedings of the IASTED International Conference on Software Engineering, 2006
A Unified Approach for Verification and Validation of Systems and Software Engineering Models.
Proceedings of the 13th Annual IEEE International Conference and Workshop on Engineering of Computer Based Systems (ECBS 2006), 2006
On the verification and validation of uml structural and behavioral diagrams.
Proceedings of the IASTED International Conference on Advances in Computer Science and Technology, 2006