Lu Wan
Orcid: 0000-0003-3151-1893
According to our database1,
Lu Wan
authored at least 18 papers
between 2009 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Uncovering the Interactions Between the Enterprise AI Transformation, Supply Chain Concentration, and Corporate Risk-Taking Capacity.
IEEE Trans. Engineering Management, 2024
2023
Semi-automated Thermal Envelope Model Setup for Adaptive Model Predictive Control with Event-triggered System Identification.
CoRR, 2023
Optimal Design of Single-Layer and Multi-Layer Air-Core Inductors Considering Uncertainty Factors.
IEEE Access, 2023
2020
Int. J. Arts Technol., 2020
2019
Brain-to-Brain Synchrony and Learning Outcomes Vary by Student-Teacher Dynamics: Evidence from a Real-world Classroom Electroencephalography Study.
J. Cogn. Neurosci., 2019
2018
C-Mine: Data Mining of Logic Common Cases for Improved Timing Error Resilience with Energy Efficiency.
ACM Trans. Design Autom. Electr. Syst., 2018
2014
C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs.
Proceedings of the 51st Annual Design Automation Conference 2014, 2014
2013
Proceedings of the 35th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2013
2012
Analysis of Digital Circuit Dynamic Behavior With Timed Ternary Decision Diagrams for Better-Than-Worst-Case Design.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2012
Int. J. Reconfigurable Comput., 2012
CCP: common case promotion for improved timing error resilience with energy efficiency.
Proceedings of the International Symposium on Low Power Electronics and Design, 2012
2011
Proceedings of the 2011 IEEE/ACM International Conference on Computer-Aided Design, 2011
2010
LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization.
IEEE Trans. Very Large Scale Integr. Syst., 2010
Proceedings of the 2010 International Conference on Computer-Aided Design, 2010
2009
DynaTune: Circuit-level optimization for timing speculation considering dynamic path behavior.
Proceedings of the 2009 International Conference on Computer-Aided Design, 2009
Proceedings of the 15th International Conference on High-Performance Computer Architecture (HPCA-15 2009), 2009