Louise Crockett

Orcid: 0000-0003-4436-0254

According to our database1, Louise Crockett authored at least 33 papers between 2007 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Detection of Weak Transient Broadband Signals Using a Polynomial Subspace and Likelihood Ratio Test Approach.
Proceedings of the 32nd European Signal Processing Conference, 2024

2023
100GBit/s RF sample offload for RFSoC using GNU Radio and PYNQ.
Proceedings of the 21st IEEE Interregional NEWCAS Conference, 2023

Streaming Convolutional Neural Network FPGA Architecture for RFSoC Data Converters.
Proceedings of the 21st IEEE Interregional NEWCAS Conference, 2023

RFSoC Implementation of Runtime Reconfigurable Numerologies for 5G New Radio.
Proceedings of the 21st IEEE Interregional NEWCAS Conference, 2023

2022
Training Deep Filters for Physical-Layer Frame Synchronization.
IEEE Open J. Commun. Soc., 2022

A Natively Fixed-Point Run-Time Reconfigurable FIR Filter Design Method for FPGA Hardware.
IEEE Open J. Circuits Syst., 2022

A New Design Workflow for PYNQ Enabled Xilinx Platforms Utilising the Simulink Environment for Vivado IPI Abstraction.
Proceedings of the 30th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2022

2021
Rapid Prototyping and Validation of FS-FBMC Dynamic Spectrum Radio With Simulink and ZynqSDR.
IEEE Open J. Commun. Soc., 2021

On Applications of Dependent Types to Parameterised Digital Signal Processing Circuits.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021

Capture and Visualisation of Radio Signals with an Open Source, Single Chip Spectrum Analyser.
Proceedings of the 31st International Conference on Field-Programmable Logic and Applications, 2021

Low-cost, High-speed Parallel FIR Filters for RFSoC Front-Ends Enabled by CλaSH.
Proceedings of the 55th Asilomar Conference on Signals, Systems, and Computers, 2021

2020
Control and Visualisation of a Software Defined Radio System on the Xilinx RFSoC Platform Using the PYNQ Framework.
IEEE Access, 2020

A PYNQ Evaluation Platform for FPGA Architectures of the Line Hough Transform.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020

Generic Compression of Off-The-Air Radio Frequency Signals with Grouped-Bin FFT Quantisation.
Proceedings of the 28th European Signal Processing Conference, 2020

2019
FPGA Accelerated Deep Learning Radio Modulation Classification Using MATLAB System Objects & PYNQ.
Proceedings of the 29th International Conference on Field Programmable Logic and Applications, 2019

FPGA Implementation of a TVWS Up- and Downconverter Using Non-Power-of-Two FFT Modulated Filter Banks.
Proceedings of the 27th European Signal Processing Conference, 2019

2018
Energy-efficient implementation of a wideband transceiver system with per-band equalisation and synchronisation.
Proceedings of the 2018 IEEE Wireless Communications and Networking Conference, 2018

FPGA Implementation of a Memory-Efficient Hough Parameter Space for the Detection of Lines.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Using Sequence to Sequence Learning for Digital BPSK and QPSK Demodulation.
Proceedings of the IEEE 5G World Forum, 2018

Secondary User Access for IoT Applications in the FM Radio Band using FS-FBMC.
Proceedings of the IEEE 5G World Forum, 2018

2017
A Low Complexity Cyclostationary Detector for OFDM Signals.
Proceedings of the New Generation of CAS, 2017

2016
Wideband TV White Space Transceiver Design and Implementation.
IEEE Trans. Circuits Syst. II Express Briefs, 2016

High-level synthesis for medical image processing on Systems on Chip: A case study.
Proceedings of the 26th International Conference on Field Programmable Logic and Applications, 2016

FPGA implementation of a cyclostationary detector for OFDM signals.
Proceedings of the 24th European Signal Processing Conference, 2016

2015
A low-cost desktop software defined radio design environment using MATLAB, simulink, and the RTL-SDR.
IEEE Commun. Mag., 2015

2012
Dynamic Reconfiguration Technologies Based on FPGA in Software Defined Radio System.
J. Signal Process. Syst., 2012

Partially reconfigurable TVWS transceiver for use in UK and US markets.
Proceedings of the 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2012

Efficient TV white space filter bank transceiver.
Proceedings of the 20th European Signal Processing Conference, 2012

2011
UHF white space network for rural smart grid communications.
Proceedings of the IEEE Second International Conference on Smart Grid Communications, 2011

2009
Coarse Angle Rotation Mode CORDIC based single Processing Element QR-RLS processor.
Proceedings of the 17th European Signal Processing Conference, 2009

Spatial reuse of the radio channel in CDMA-enabled, ad-hoc wireless sensor networks.
Proceedings of the 17th European Signal Processing Conference, 2009

OFDM transceiver for IEEE 802.20 standards.
Proceedings of the 17th European Signal Processing Conference, 2009

2007
Coverage and density of a low power, low data rate, spread spectrum wireless sensor network for agricultural monitoring.
Proceedings of the 15th European Signal Processing Conference, 2007


  Loading...