Lokesh Garg
Orcid: 0000-0002-5289-7820
According to our database1,
Lokesh Garg
authored at least 9 papers
between 2013 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Optimal power distribution with mitigation of DC voltage fluctuations using artificial intelligent droop control scheme for MTDC grid.
Eng. Appl. Artif. Intell., 2023
2021
CoRR, 2021
2019
Fresh insights: user research towards a market information service for bihari vegetable farmers.
Proceedings of the Tenth International Conference on Information and Communication Technologies and Development, 2019
2017
Variability aware transistor stack based regression surrogate models for accurate and efficient statistical leakage estimation.
Microelectron. J., 2017
2016
IEEE Trans. Circuits Syst. II Express Briefs, 2016
Accurate and Efficient Estimation of Dynamic Virtual Ground Voltage in Power Gated Circuits.
Proceedings of the 29th International Conference on VLSI Design and 15th International Conference on Embedded Systems, 2016
Variability and reliability aware surrogate model for sensing delay analysis of SRAM sense amplifier.
Proceedings of the 20th International Symposium on VLSI Design and Test, 2016
2013
Architectural Level Sub-threshold Leakage Power Estimation of SRAM Arrays with its Peripherals.
Proceedings of the VLSI Design and Test, 17th International Symposium, 2013
Proceedings of the International Symposium on Intelligent Signal Processing and Communication Systems, 2013