Liyuan Liu
Orcid: 0000-0002-9862-7471
According to our database1,
Liyuan Liu
authored at least 202 papers
between 2004 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Ghost Reservoir: A Memory-Efficient Low-Power and Real-Time Neuromorphic Processor of Liquid State Machine With On-Chip Learning.
IEEE Trans. Circuits Syst. II Express Briefs, October, 2024
A 0.013 mm² 3.2-ns Input Range 10-Bit Cyclic Time-to-Digital Converter Using Gated Ring Oscillator With Phase Domain Reset in 65-nm CMOS.
IEEE Trans. Circuits Syst. II Express Briefs, August, 2024
IEEE Internet Things J., July, 2024
A Bio-Inspired Spiking Vision Chip Based on SPAD Imaging and Direct Spike Computing for Versatile Edge Vision.
IEEE J. Solid State Circuits, June, 2024
A Real-Time 2D/3D Perception Visual Vector Processor for 1920 × 1080 High-Resolution High-Speed Intelligent Vision Chips.
IEEE Trans. Circuits Syst. I Regul. Pap., February, 2024
IEEE Trans. Multim., 2024
A compound planning algorithm considering both collision detection and obstacle avoidance for intelligent demolition robots.
Robotics Auton. Syst., 2024
Knowl. Based Syst., 2024
LoRC: Low-Rank Compression for LLMs KV Cache with a Progressive Compression Strategy.
CoRR, 2024
CoRR, 2024
Real-time tracking of radial artery vessel wall using a Kalman filter-based ultrasound single-plane wave RF signal time-frequency information fusion algorithm.
Biomed. Signal Process. Control., 2024
Proceedings of the International Joint Conference on Neural Networks, 2024
Proceedings of the Twelfth International Conference on Learning Representations, 2024
Proceedings of the Twelfth International Conference on Learning Representations, 2024
Proceedings of the Twelfth International Conference on Learning Representations, 2024
Proceedings of the Twelfth International Conference on Learning Representations, 2024
A 0.144 mm<sup>2</sup>12.5-16GHz PVT-Tolerant Dual-Path Offset-Charge-Pump-Based Fractional-N PLL Achieving 72.9 fSRMs Jitter, -271.5dB FoMN, and Sub-10% Jitter Variation.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2024
2023
A 24.3 μJ/Image SNN Accelerator for DVS-Gesture With WS-LOS Dataflow and Sparse Methods.
IEEE Trans. Circuits Syst. II Express Briefs, November, 2023
A 50Gb/s CMOS Optical Receiver With Si-Photonics PD for High-Speed Low-Latency Chiplet I/O.
IEEE Trans. Circuits Syst. I Regul. Pap., November, 2023
An 8-T Processing-in-Memory SRAM Cell-Based Pixel-Parallel Array Processor for Vision Chips.
IEEE Trans. Circuits Syst. I Regul. Pap., November, 2023
Comput. Networks, November, 2023
IEEE Trans. Circuits Syst. II Express Briefs, March, 2023
Sensors, 2023
A 64-Gb/s Reference-Less PAM4 CDR with Asymmetrical Linear Phase Detector Soring 231.5-fsrms Clock Jitter and 0.21-pJ/bit Energy Efficiency in 40-nm CMOS.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023
Proceedings of the Advances in Neural Information Processing Systems 36: Annual Conference on Neural Information Processing Systems 2023, 2023
A O.4V-VDD 2.25-to-2.75GHz ULV-SS-PLL Achieving 236.6fsrms Jitter, -253.8dB Jitter-Power FoM, and -76.1dBc Reference Spur.
Proceedings of the IEEE International Solid- State Circuits Conference, 2023
A 16.4kPixel 3.08-to-3.86THz Digital Real-Time CMOS Image Sensor with 73dB Dynamic Range.
Proceedings of the IEEE International Solid- State Circuits Conference, 2023
An 800G Integrated Silicon-Photonic Transmitter based on 16-Channel Mach-Zehnder Modulator and Co-Designed 5.35pJ/bit CMOS Drivers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
Proceedings of the IEEE International Conference on Integrated Circuits, 2023
A 400-Gb/s 64-QAM Optical Receiver with Monolithically Integrated TIA and Balanced-PD in 45-nm SOI CMOS.
Proceedings of the IEEE International Conference on Integrated Circuits, 2023
A 64-Gb/s 0.33-pJ/bit PAM4 Receiver Analog Front-End with a Single-Stage Triple-Peaking CTLE Achieving 22.5-dB Boost in 40-nm CMOS Process.
Proceedings of the IEEE International Conference on Integrated Circuits, 2023
A Lightweight Integer-STBP On-Chip Learning Method of Spiking Neural Networks For Edge Processors.
Proceedings of the IEEE International Conference on Integrated Circuits, 2023
Proceedings of the International Conference on Machine Learning, 2023
FairShare: An Incentive-Based Fairness-Aware Data Sharing Framework for Federated Learning.
Proceedings of the Intelligent Robotics and Applications - 16th International Conference, 2023
A 0.0035-mm<sup>2</sup> 0.42-pJ/bit 8-32-Gb/s Reference-Less CDR Incorporating Adaptively-Biased ChargeSharing Integrator, Alexander PFD, and 1-Tap DFE.
Proceedings of the 49th IEEE European Solid State Circuits Conference, 2023
A 4-12.1-GHz Fractional-N Ring Sampling PLL Based on Adaptively-Biased PD-Merged DTC Achieving -37.6± 0.9-dBc Integrated Phase Noise, 261.9-fs RMS Jitter, and -240.6-dB FoM.
Proceedings of the 49th IEEE European Solid State Circuits Conference, 2023
A Wideband Low-Noise Linear LiDAR Analog Front-End Achieving 1.6 GHz Bandwidth, $\boldsymbol{2.7}\ \mathbf{pA}/\mathbf{Hz}^{\boldsymbol{0.5}}$ Input Referred Noise, and 103 $\mathbf{dB}\mathbf{\Omega}$ Transimpedance Gain.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2023
MorphBungee: A 65nm 7.2mm<sup>2</sup> 27μJ/image Digital Edge Neuromorphic Chip with On-Chip 802 Frame/s Multi-Layer Spiking Neural Network Learning.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2023
A $\boldsymbol{4} \times \boldsymbol{112}-\mathbf{Gb}/\mathbf{s}$ PAM-4 Silicon-Photonic Transceiver Front-End for Linear-Drive Co-Packaged Optics.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2023
A 12.75-to-16-GHz Spur-Jitter-Joint-Optimization SS-PLL Achieving -94.55-dBc Reference Spur, 31.9-fs Integrated Jitter and -260.1-dB FoM.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2023
Live Demonstration: Face Recognition at The Edge Using Fast On-Chip Deep Learning Neuromorphic Chip.
Proceedings of the 5th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2023
2022
Effect of Comparative Feedback on Consumers' Energy-Saving Behavior: A College Dormitory Example.
IEEE Trans. Engineering Management, 2022
IEEE Trans. Circuits Syst. Video Technol., 2022
IEEE Trans. Circuits Syst. II Express Briefs, 2022
IEEE Trans. Circuits Syst. II Express Briefs, 2022
IEEE Trans. Circuits Syst. II Express Briefs, 2022
A Low-Cost FPGA Implementation of Spiking Extreme Learning Machine With On-Chip Reward-Modulated STDP Learning.
IEEE Trans. Circuits Syst. II Express Briefs, 2022
Design of a PAM-4 VCSEL-Based Transceiver Front-End for Beyond-400G Short-Reach Optical Interconnects.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
TripleBrain: A Compact Neuromorphic Hardware Core With Fast On-Chip Self-Organizing and Reinforcement Spike-Timing Dependent Plasticity.
IEEE Trans. Biomed. Circuits Syst., 2022
Sensors, 2022
A 50-Gb/s PAM-4 Silicon-Photonic Transmitter Incorporating Lumped-Segment MZM, Distributed CMOS Driver, and Integrated CDR.
IEEE J. Solid State Circuits, 2022
J. Comb. Optim., 2022
SoTeacher: A Student-oriented Teacher Network Training Framework for Knowledge Distillation.
CoRR, 2022
Label Noise in Adversarial Training: A Novel Perspective to Study Robust Overfitting.
Proceedings of the Advances in Neural Information Processing Systems 35: Annual Conference on Neural Information Processing Systems 2022, 2022
A 1000 fps Spiking Neural Network Tracking Algorithm for On-Chip Processing of Dynamic Vision Sensor Data.
Proceedings of the 2022 IEEE International Conference on Integrated Circuits, 2022
Proceedings of the 2022 IEEE International Conference on Integrated Circuits, 2022
Proceedings of the 2022 IEEE International Conference on Integrated Circuits, 2022
A 224-Gb/s Inverter-Based TIA with Interleaved Active-Feedback and Distributed Peaking in 28-nm CMOS for Silicon Photonic Receivers.
Proceedings of the 2022 IEEE International Conference on Integrated Circuits, 2022
A Wireless Transmission Model of Power Grid Equipment State Based on Compressed Sensing.
Proceedings of the Artificial Intelligence and Security - 8th International Conference, 2022
MorphBungee: An Edge Neuromorphic Chip for High-Accuracy On-Chip Learning of Multiple-Layer Spiking Neural Networks.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2022
A 0.006-mm<sup>2</sup>6-to-20-Gb/s NRZ Bang-Bang Clock and Data Recovery Circuit With Dual-Path Loop.
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2022
A 0.004-mm<sup>2</sup> O.7-V 31.654-μW BPSK Demodulator Incorporating Dual-Path Loop Self-Biased PLL.
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2022
A 50-Gb/s NRZ Receiver Targeting Low-Latency Multi-Chip Module Optical I/O in 45-nm SOI CMOS.
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2022
2021
DeepTempo: A Hardware-Friendly Direct Feedback Alignment Multi-Layer Tempotron Learning Rule for Deep Spiking Neural Networks.
IEEE Trans. Circuits Syst. II Express Briefs, 2021
A Low-Cost High-Speed Object Tracking VLSI System Based on Unified Textural and Dynamic Compressive Features.
IEEE Trans. Circuits Syst. II Express Briefs, 2021
A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps.
Sensors, 2021
Sensors, 2021
CompSNN: A lightweight spiking neural network based on spatiotemporally compressive spike features.
Neurocomputing, 2021
CoRR, 2021
CoRR, 2021
Proceedings of the 2021 Conference of the North American Chapter of the Association for Computational Linguistics: Human Language Technologies, 2021
Proceedings of the KDD '21: The 27th ACM SIGKDD Conference on Knowledge Discovery and Data Mining, 2021
A 4×25-Gb/s Serializer with Integrated CDR and 3-Tap FFE Driver for NIC Optical Interconnects.
Proceedings of the 2021 IEEE International Conference on Integrated Circuits, 2021
TripleBrain: An Edge Neuromorphic Architecture for High-accuracy Single-layer Spiking Neural Network with On-chip Self-organizing and Reinforcement Learning.
Proceedings of the 2021 IEEE International Conference on Integrated Circuits, 2021
A Fast-Transient Capacitor-Less Low-Dropout Regulator for Wideband Optical Transceivers.
Proceedings of the 2021 IEEE International Conference on Integrated Circuits, 2021
A Pixel-Parallel Array Processor without Computational Logic for Computational Image Sensors.
Proceedings of the 2021 IEEE International Conference on Integrated Circuits, 2021
Proceedings of the 2021 IEEE International Conference on Integrated Circuits, 2021
Proceedings of the 14th IEEE International Conference on ASIC, 2021
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2021
Empower Distantly Supervised Relation Extraction with Collaborative Adversarial Training.
Proceedings of the Thirty-Fifth AAAI Conference on Artificial Intelligence, 2021
2020
Blockchain-Based Certification for Education, Employment, and Skill with Incentive Mechanism.
Proceedings of the Blockchain Cybersecurity, Trust and Privacy, 2020
Quantizing Oriented Object Detection Network via Outlier-Aware Quantization and IoU Approximation.
IEEE Signal Process. Lett., 2020
A Discrete-Time Audio ΔΣ Modulator Using Dynamic Amplifier With Speed Enhancement and Flicker Noise Reduction Techniques.
IEEE J. Solid State Circuits, 2020
CoRR, 2020
TBC-Net: A real-time detector for infrared small target detection using semantic constraint.
CoRR, 2020
The Optimization of a Virtual Dual Production-Inventory System under Dynamic Supply Disruption Risk.
Complex., 2020
Deterministic conversion rule for CNNs to efficient spiking convolutional neural networks.
Sci. China Inf. Sci., 2020
IEEE Access, 2020
Proceedings of the WWW '20: The Web Conference 2020, Taipei, Taiwan, April 20-24, 2020, 2020
Proceedings of the 43rd International ACM SIGIR conference on research and development in Information Retrieval, 2020
A verification method for array-based vision chip using a fixed-point neural network simulation tool.
Proceedings of the 11th IEEE Latin American Symposium on Circuits & Systems, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the 2020 IEEE International Conference on Integrated Circuits, 2020
Proceedings of the 2020 IEEE International Conference on Integrated Circuits, 2020
A 28GBaud High-Swing Linear Mach-Zehnder Modulators Driver for PAM-4 and Coherent Optical Communications.
Proceedings of the 2020 IEEE International Conference on Integrated Circuits, 2020
Proceedings of the 2020 IEEE International Conference on Integrated Circuits, 2020
A Method of Estimating FD Capacitance with Large Size Photodiode in High Speed Imaging (Invited Paper).
Proceedings of the 2020 IEEE International Conference on Integrated Circuits, 2020
Proceedings of the 37th International Conference on Machine Learning, 2020
Proceedings of the 8th International Conference on Learning Representations, 2020
Proceedings of the International Conference on Computing, Networking and Communications, 2020
Proceedings of the 2020 Conference on Empirical Methods in Natural Language Processing, 2020
Proceedings of the 2020 IEEE International Conference on Big Data (IEEE BigData 2020), 2020
Proceedings of the 58th Annual Meeting of the Association for Computational Linguistics, 2020
Proceedings of the 58th Annual Meeting of the Association for Computational Linguistics, 2020
Proceedings of the 2020 ACM Southeast Conference, 2020
2019
BMC Bioinform., December, 2019
IEEE Trans. Ind. Informatics, 2019
IEEE Trans. Comput. Soc. Syst., 2019
An 18-23 GHz 57.4-fs RMS Jitter -253.5-dB FoM Sub-Harmonically Injection-Locked All-Digital PLL With Single-Ended Injection Technique and ILFD Aided Adaptive Injection Timing Alignment Technique.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
3D Flow Entropy Contour Fitting Segmentation Algorithm Based on Multi-Scale Transform Contour Constraint.
Symmetry, 2019
0.1-5 GHz wideband ΔΣ fractional-N frequency synthesiser for software-defined radio application.
IET Circuits Devices Syst., 2019
Comput. Networks, 2019
A 0.45-to-1.8 GHz synthesized injection-locked bang-bang phase locked loop with fine frequency tuning circuits.
Sci. China Inf. Sci., 2019
High-speed target tracking system based on multi-interconnection heterogeneous processor and multi-descriptor algorithm.
Sci. China Inf. Sci., 2019
A Generic-Driven Wrapper Embedded With Feature-Type-Aware Hybrid Bayesian Classifier for Breast Cancer Classification.
IEEE Access, 2019
Proceedings of the Fourth Arabic Natural Language Processing Workshop, 2019
Proceedings of the 16th IEEE International Conference on Mobile Ad Hoc and Sensor Systems Workshops, 2019
Proceedings of the 25th ACM SIGKDD International Conference on Knowledge Discovery & Data Mining, 2019
Efficient Reservoir Encoding Method for Near-Sensor Classification with Rate-Coding Based Spiking Convolutional Neural Networks.
Proceedings of the Advances in Neural Networks - ISNN 2019, 2019
Research on Atmospheric Data Assimilation Algorithm Based on Parallel Time-Varying Dual Compression Factor Particle Swarm Optimization Algorithm with GPU Acceleration.
Proceedings of the Artificial Intelligence Algorithms and Applications, 2019
Looking Beyond Label Noise: Shifted Label Distribution Matters in Distantly Supervised Relation Extraction.
Proceedings of the 2019 Conference on Empirical Methods in Natural Language Processing and the 9th International Joint Conference on Natural Language Processing, 2019
Proceedings of the 2019 Conference on Empirical Methods in Natural Language Processing and the 9th International Joint Conference on Natural Language Processing, 2019
Proceedings of the Cyberspace Safety and Security - 11th International Symposium, 2019
Proceedings of the 2019 IEEE First International Conference on Cognitive Machine Intelligence (CogMI), 2019
E^2 C-Chain: A Two-Stage Incentive Education Employment and Skill Certification Blockchain.
Proceedings of the IEEE International Conference on Blockchain, 2019
Proceedings of the 2019 IEEE Asia Pacific Conference on Circuits and Systems, 2019
Proceedings of the 57th Conference of the Association for Computational Linguistics, 2019
Proceedings of the Thirty-Third AAAI Conference on Artificial Intelligence, 2019
2018
A 0.9-2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique.
IEEE Trans. Very Large Scale Integr. Syst., 2018
IEEE Trans. Circuits Syst. Video Technol., 2018
Efficient Contextualized Representation: Language Model Pruning for Sequence Labeling.
CoRR, 2018
Expert Finding in Heterogeneous Bibliographic Networks with Locally-trained Embeddings.
CoRR, 2018
Proceedings of the Wireless Algorithms, Systems, and Applications, 2018
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018
Proceedings of the IEEE International Conference on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, 2018
Proceedings of the Bioinformatics Research and Applications - 14th International Symposium, 2018
Proceedings of the IEEE INFOCOM 2018, 2018
Proceedings of the 2018 Conference on Empirical Methods in Natural Language Processing, Brussels, Belgium, October 31, 2018
Efficient Contextualized Representation: Language Model Pruning for Sequence Labeling.
Proceedings of the 2018 Conference on Empirical Methods in Natural Language Processing, Brussels, Belgium, October 31, 2018
Multi-pose Face Recognition Based on Contour Symmetric Constraint-Generative Adversarial Network.
Proceedings of the Communications, Signal Processing, and Systems, 2018
Proceedings of the Combinatorial Optimization and Applications, 2018
A Fast Auto-Frequency Calibration Technique for Wideband PLL with Wide Reference Frequency Range.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2018
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2018
Proceedings of the Thirty-Second AAAI Conference on Artificial Intelligence, 2018
2017
A 2.4-3.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique.
IEEE Trans. Very Large Scale Integr. Syst., 2017
High-Speed Target Tracking System Based on a Hierarchical Parallel Vision Processor and Gray-Level LBP Algorithm.
IEEE Trans. Syst. Man Cybern. Syst., 2017
Microelectron. Reliab., 2017
Test and study on sensitivity of electronic circuit in low-voltage release to voltage sags.
IET Circuits Devices Syst., 2017
A 1.25-to-6.25 GHz -237.2-dB FOM wideband self-biased PLL for multi-rate serial link data transmitter.
IEICE Electron. Express, 2017
CoRR, 2017
High-speed visual target tracking with mixed rotation invariant description and skipping searching.
Sci. China Inf. Sci., 2017
Sci. China Inf. Sci., 2017
A low-power 2.4GHz ZigBee transceiver with inductor-less RF front-end for IoT applications.
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017
TrioVecEvent: Embedding-Based Online Local Event Detection in Geo-Tagged Tweet Streams.
Proceedings of the 23rd ACM SIGKDD International Conference on Knowledge Discovery and Data Mining, Halifax, NS, Canada, August 13, 2017
Heterogeneous Supervision for Relation Extraction: A Representation Learning Approach.
Proceedings of the 2017 Conference on Empirical Methods in Natural Language Processing, 2017
A 18-to-23 GHz -253.5dB-FoM sub-harmonically injection-locked ADPLL with ILFD aided adaptive injection timing alignment technique.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2017
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2017
2016
A 256×256 time-of-flight image sensor based on center-tap demodulation pixel structure.
Sci. China Inf. Sci., 2016
A Breast Cancer Risk Classification Model Based on the Features Selected by Novel F-Score Index for the Imbalanced Multi-Feature Dataset.
Proceedings of the International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery, 2016
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2016
2015
Community Detection Based on Structure and Content: A Content Propagation Perspective.
Proceedings of the 2015 IEEE International Conference on Data Mining, 2015
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2015
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
An efficient layered ABV methodology for vision system on chip based on heterogeneous parallel processors.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
A novel vision chip architecture for image recognition based on convolutional neural network.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
2014
A 1000 fps Vision Chip Based on a Dynamically Reconfigurable Hybrid Architecture Comprising a PE Array Processor and Self-Organizing Map Neural Network.
IEEE J. Solid State Circuits, 2014
A massively parallel keypoint detection and description (MP-KDD) algorithm for high-speed vision chip.
Sci. China Inf. Sci., 2014
7.3 A 1000fps vision chip based on a dynamically reconfigurable hybrid architecture comprising a PE array and self-organizing map neural network.
Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Conference, 2014
A novel 2.4-to-3.6 GHz wideband subharmonically injection-locked PLL with adaptively-aligned injection timing.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2014
2013
VLSI Design, 2013
2012
IEEE Trans. Circuits Syst. I Regul. Pap., 2012
A combined low power SAR capacitance-to-digital / analog-to-digital converter for multisensory system.
Proceedings of the 55th IEEE International Midwest Symposium on Circuits and Systems, 2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
Gammatone filterbank based energy masking algorithm for active hearing protection system.
Proceedings of the 5th International Conference on BioMedical Engineering and Informatics, 2012
2011
Proceedings of the 2011 International Symposium on Low Power Electronics and Design, 2011
A nanopower CMOS bandgap reference with 30ppm/degree C from -30 degree C to 150 degree C.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the Advances in Computer Science, Environment, Ecoinformatics, and Education, 2011
Proceedings of the 2011 IEEE Custom Integrated Circuits Conference, 2011
2007
Full custom design of a three-stage amplifier with 5500MHz·pF/mW Performance in 0.18 mum CMO S.
Proceedings of the IFIP VLSI-SoC 2007, 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, 2007
2005
2004
Proceedings of the Principles and Practice of Constraint Programming, 2004