Ling Wang

Affiliations:
  • Harbin Institute of Technology, School of Computer Science and Technology, China
  • University of Nevada, Las Vegas, NV, USA (PhD 2003)


According to our database1, Ling Wang authored at least 35 papers between 2002 and 2016.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2016
Adaptive-opportunistic Aloha: A media access control protocol for unmanned aerial vehicle-wireless sensor network systems.
Int. J. Distributed Sens. Networks, 2016

2013
Wireless Sensor Networks and the Internet of Things.
Int. J. Distributed Sens. Networks, 2013

Flow Control Mechanism for Wireless Network-on-Chip.
Proceedings of the Tenth International Conference on Information Technology: New Generations, 2013

2012
A hybrid chip interconnection architecture with a global wireless network overlaid on top of a wired network-on-chip.
Proceedings of the 2012 International Symposium on System on Chip, 2012

2011
FNMGSDP: An Optimized Group-Based Service Discovery Protocol for MANETs.
Wirel. Pers. Commun., 2011

GNLS: a hybrid on-chip communication architecture for SoC designs.
Int. J. High Perform. Syst. Archit., 2011

2010
Coverage And Connectivity Problems Under Border Effects In Wireless Sensor Networks.
Intell. Autom. Soft Comput., 2010

2009
EECCR: An Energy-Efficient -Coverage and -Connectivity Routing Algorithm Under Border Effects in Heterogeneous Sensor Networks.
IEEE Trans. Veh. Technol., 2009

A passive tree-based backbone construction scheme for MANETs.
Comput. Commun., 2009

High performance computing architectures.
Comput. Electr. Eng., 2009

A routing-table-based adaptive and minimal routing scheme on network-on-chip architectures.
Comput. Electr. Eng., 2009

Router with centralized buffer for network-on-chip.
Proceedings of the 19th ACM Great Lakes Symposium on VLSI 2009, 2009

Reconfigurable Global Network Local Bus (RGNLS): A Hybrid On-Chip Communication Architecture for Area-Efficient, Dynamically Reconfigurable SoC Designs.
Proceedings of the 2009 International Conference on Embedded Systems & Applications, 2009

2008
Energy Efficient Non-uniform Clustering Division Scheme in Wireless Sensor Networks.
Wirel. Pers. Commun., 2008

ECCRA: An energy-efficient coverage and connectivity preserving routing algorithm under border effects in wireless sensor networks.
Comput. Commun., 2008

EEMC: An energy-efficient multi-level clustering algorithm for large-scale wireless sensor networks.
Comput. Networks, 2008

A Degree Priority Routing Algorithm for Irregular Mesh Topology NoCs.
Proceedings of the International Conference on Embedded Software and Systems, 2008

2007
Placement-Directed Behavioral Synthesis Scheme for Simultaneous Scheduling Binding and Partitioning with Resources Operating at Multiple Voltages.
Int. J. Comput. Their Appl., 2007

Scheduling and optimal voltage selection with multiple supply voltages under resource constraints.
Integr., 2007

A Meta Service Description Assisted Service Discovery Protocol for MANETs.
Proceedings of the Ubiquitous Intelligence and Computing, 4th International Conference, 2007

BFGSDP: Bloom Filter Guided Service Discovery Protocol for MANETs.
Proceedings of the Managing Traffic Performance in Converged Networks, 2007

2006
Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages.
J. Supercomput., 2006

PCPGSD: An enhanced GSD service discovery protocol for MANETs.
Comput. Commun., 2006

CNPGSDP: An efficient group-based service discovery protocol for MANETs.
Comput. Networks, 2006

FNSCSDP: A Forward Node Selection Based Cross-Layer Service Discovery Protocol for MANETs.
Proceedings of the Mobile Ad-hoc and Sensor Networks, Second International Conference, 2006

2005
Multiple voltage synthesis scheme for low power design under timing and resource constraints.
Integr. Comput. Aided Eng., 2005

On a Chaotic Neural Network with Decaying Chaotic Noise.
Proceedings of the Advances in Neural Networks - ISNN 2005, Second International Symposium on Neural Networks, Chongqing, China, May 30, 2005

A synthesis scheme for simultaneous scheduling, binding, partitioning and placement with resources operating at multiple voltages.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

2004
Epdaodmrp: an extended PDAODMR protocol.
J. Interconnect. Networks, 2004

PDAODMRP: An extended PoolODMRP based on passive data acknowledgement.
J. Commun. Networks, 2004

An ad hoc multicast protocol based on passive data acknowledgement.
Comput. Commun., 2004

Synthesis Scheme for Low Power Designs with Multiple Supply Voltages by Heuristic Algorithms.
Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'04), 2004

Synthesis scheme for low power designs with multiple supply voltages by tabu search.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

2003
A Scheduling and Partitioning Scheme for Low Power Circuit Operating at Multiple Voltages.
Proceedings of the 2003 Euromicro Symposium on Digital Systems Design (DSD 2003), 2003

2002
Performance Driven Circuit Clustering and Partitioning.
Proceedings of the 2002 International Symposium on Information Technology (ITCC 2002), 2002


  Loading...