Lewei Qian
Timeline
2007
0
1
2
3
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2007
EURASIP J. Adv. Signal Process., 2007
A standardized simulation and real time hardware in the loop simulation procedure for power electronics and power systems research.
Proceedings of the 2007 Summer Computer Simulation Conference, 2007