Letian Zhao

Orcid: 0009-0001-5295-1831

According to our database1, Letian Zhao authored at least 13 papers between 2020 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Fiducial Approach for the Storage Reliability Assessment of Complex Repairable Systems.
J. Syst. Sci. Complex., August, 2024

Efficient Message Passing Architecture for GCN Training on HBM-based FPGAs with Orthogonal Topology On-Chip Networks.
Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2024

2023
MCANet: Multiscale Cross-Modality Attention Network for Multispectral Pedestrian Detection.
Proceedings of the MultiMedia Modeling - 29th International Conference, 2023

Dynamic Neural Network Accelerator for Multispectral detection Based on FPGA.
Proceedings of the 25th International Conference on Advanced Communication Technology, 2023

2022
Exploration of Balanced Design in Resource-Constrained Edge Device for Efficient CNNs.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

BaPipe: Balanced Pipeline Parallelism for DNN Training.
Parallel Process. Lett., 2022

G-NMP: Accelerating Graph Neural Networks with DIMM-based Near-Memory Processing.
J. Syst. Archit., 2022

FP-GNN: Adaptive FPGA accelerator for Graph Neural Networks.
Future Gener. Comput. Syst., 2022

Research on Precise Landing Technology of UAV Based on L1 Adaptive Dynamic Inverse.
Proceedings of the 2nd International Conference on Control and Intelligent Robotics, 2022

HuGraph: Acceleration of GCN Training on Heterogeneous FPGA Clusters with Quantization.
Proceedings of the IEEE High Performance Extreme Computing Conference, 2022

An SSD-Based Accelerator for Singular Value Decomposition Recommendation Algorithm on Edge.
Proceedings of the IEEE High Performance Extreme Computing Conference, 2022

2020
BaPipe: Exploration of Balanced Pipeline Parallelism for DNN Training.
CoRR, 2020

Exploration of Memory Access Optimization for FPGA-based 3D CNN Accelerator.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020


  Loading...