Lei Zhang
Orcid: 0000-0003-3545-9439Affiliations:
- Tsinghua University, School of Integrated Circuits, Beijing, China
- Tsinghua University, Institute of Microelectronics, Beijing, China
- University of California at Los Angeles, CA, USA (2006 - 2010)
- Tsinghua University, Department of Electronic Engineering, Beijing, China (PhD 2008)
According to our database1,
Lei Zhang
authored at least 37 papers
between 2006 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
32.4 A 67.8-to-108.2GHz Power Amplifier with a Three-Coupled-Line-Based Complementary-Gain-Boosting Technique Achieving 442GHz GBW and 23.1% peak PAE.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024
2023
Proceedings of the 21st IEEE Interregional NEWCAS Conference, 2023
Proceedings of the 21st IEEE Interregional NEWCAS Conference, 2023
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
2021
IEEE Access, 2021
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
A K-Band Fractional-N PLL with Low-Spur Low-Power Linearization Circuit and PVT Robust Spur Trapper.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
A 2.8 nV/√ Hz Chopper Amplifier for Bridge Readout with Dual Ripple Reduction and Noise- Nonlinearity -Cancelling Loop.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
Using Auto-Encoder Neural Networks for Memory Fault Tolerance in Gesture Recognition System.
Proceedings of the ICMAI 2021: 6th International Conference on Mathematics and Artificial Intelligence, Chengdu, China, March 19, 2021
2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
IEEE Access, 2019
A Monolithic Dual-Band 77/94 GHz Transceiver Front-End With Shared Frequency Multiplier.
IEEE Access, 2019
2018
Sci. China Inf. Sci., 2018
6 Gbps 16QAM fully integrated receiver using optimized neutralization technique LNA in 90 nm CMOS.
Sci. China Inf. Sci., 2018
An Accurate dB-Linear Programmable-Gain Amplifier with Temperature-Robust Characteristic.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
2017
IEEE Trans. Circuits Syst. II Express Briefs, 2017
A 60-GHz 360° 5-Bit Phase Shifter With Constant IL Compensation Followed by a Normal Amplifier With ±1 dB Gain Variation and 0.6-dBm OP<sub>-1dB</sub>.
IEEE Trans. Circuits Syst. II Express Briefs, 2017
Sci. China Inf. Sci., 2017
Sci. China Inf. Sci., 2017
2016
J. Commun. Inf. Networks, 2016
A 3.1-4.2 GHz automatic amplitude control loop VCO with constant Kvco and <10mV amplitude variation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
2015
Behavioral Analysis and Optimization of CMOS CML Dividers for Millimeter-Wave Applications.
IEEE Trans. Circuits Syst. II Express Briefs, 2015
Sci. China Inf. Sci., 2015
A 64dB gain 60GHz receiver with 7.1dB noise figure for 802.11ad applications in 90nm CMOS.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
A 24GHz low power and low phase noise PLL frequency synthesizer with constant KVCO for 60GHz wireless applications.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
2014
A 3.45-4.22 GHz PLL frequency synthesizer with constant loop bandwidth for WLAN applications.
Proceedings of the IEEE 57th International Midwest Symposium on Circuits and Systems, 2014
2013
An inductorless wideband low noise amplifier with current reuse and linearity enhancement.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
A unified model and direct extraction methodologies of various CPWs for CMOS mm-wave applications.
Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, 2012
2011
IEEE Trans. Circuits Syst. II Express Briefs, 2011
Design of 24-GHz High-Gain Receiver Front-End Utilizing ESD-Split Input Matching Network.
IEEE Trans. Circuits Syst. II Express Briefs, 2011
Understanding dynamic behavior of mm-wave CML divider with injection-locking concept.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the 2011 IEEE Custom Integrated Circuits Conference, 2011
2009
Design and Implementation of Ultralow Current-Mode Amplifier for Biosensor Applications.
IEEE Trans. Circuits Syst. II Express Briefs, 2009
2008
A Statistical Characterization of CMOS Process Fluctuations in Subthreshold Current Mirrors.
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008
2007
Design and Verification of Ultra Low Current Mode Amplifier Aiming at Biosensor Applications.
Proceedings of the 14th IEEE International Conference on Electronics, 2007
2006
Proceedings of the 13th IEEE International Conference on Electronics, 2006