Leandro Fiorin
Orcid: 0000-0003-2630-1509
According to our database1,
Leandro Fiorin
authored at least 33 papers
between 2007 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
MEPAD: A Memory-Efficient Parallelized Direct Convolution Algorithm for Deep Neural Networks.
Proceedings of the Euro-Par 2024: Parallel Processing, 2024
2023
A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures.
CoRR, 2023
CoRR, 2023
2018
IEEE Trans. Parallel Distributed Syst., 2018
2017
ACM Trans. Archit. Code Optim., 2017
Proceedings of the 46th International Conference on Parallel Processing, 2017
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017
Proceedings of the Computing Frontiers Conference, 2017
2016
Exploring the Design Space of an Energy-Efficient Accelerator for the SKA1-Low Central Signal Processor.
Int. J. Parallel Program., 2016
Proceedings of the ACM International Conference on Computing Frontiers, CF'16, 2016
2015
Int. J. High Perform. Comput. Appl., 2015
Proceedings of the 12th ACM International Conference on Computing Frontiers, 2015
2014
IEEE Trans. Very Large Scale Integr. Syst., 2014
IEEE Trans. Dependable Secur. Comput., 2014
Proceedings of the Supercomputing - 29th International Conference, 2014
Towards a Reliability-aware Design Flow for Kahn Process Networks on NoC-based Multiprocessors.
Proceedings of the ARCS 2014, 2014
2013
A system-level approach to adaptivity and fault-tolerance in NoC-based MPSoCs: The MADNESS project.
Microprocess. Microsystems, 2013
2012
System Adaptivity and Fault-Tolerance in NoC-based MPSoCs: The MADNESS Project Approach.
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
Proceedings of the 17th Asia and South Pacific Design Automation Conference, 2012
2011
A Middleware Approach to Achieving Fault Tolerance of Kahn Process Networks on Networks on Chips.
Int. J. Reconfigurable Comput., 2011
Proceedings of the NOCS 2011, 2011
Towards an ESL design framework for adaptive and fault-tolerant MPSoCs: MADNESS or not?
Proceedings of the 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia, 2011
Proceedings of the 14th Euromicro Conference on Digital System Design, 2011
2010
Proceedings of the Third International Workshop on Network on Chip Architectures, 2010
Proceedings of the 24th IEEE International Symposium on Parallel and Distributed Processing, 2010
Proceedings of the 5th Workshop on Embedded Systems Security, 2010
2009
Proceedings of the Design, Automation and Test in Europe, 2009
2008
Proceedings of the 19th IEEE/IFIP International Symposium on Rapid System Prototyping: RSP 2009, 2008
Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing, 2008
Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis, 2008
2007
Security Aspects in Networks-on-Chips: Overview and Proposals for Secure Implementations.
Proceedings of the Tenth Euromicro Conference on Digital System Design: Architectures, 2007
Proceedings of the 5th International Conference on Hardware/Software Codesign and System Synthesis, 2007